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Abstract
Traditional methods of system-on-chip (SoC) power management based on dy-
namic voltage and frequency scaling (DVFS) is limited by 1) cores/IP blocks sharing
a voltage domain provided by o↵-chip voltage regulators (VR) and 2) slow voltage
scaling time (<0.1V/µs). This global, slow DVFS cannot track the increasingly het-
erogeneous, fluctuating performance requirements of individual microprocessor cores
and SoC components. Furthermore, traditional o↵-chip VRs add significant area
overhead and component cost on the board.
This thesis explores replacing a large portion of existing o↵-chip VRs with inte-
grated voltage regulators (IVR) that can scale the voltage at a 50 mV/ns rate, which
is 500 times faster than microsecond-scale voltage scaling with existing o↵-chip VRs.
IVRs occupy 10 times smaller footprint than o↵-chip VRs, making it easy to duplicate
them to provide per-core or per-IP-block voltage control. This thesis starts by sum-
marizing the benefits of using IVRs to deliver power to SoCs. Based on a simulation
study targeting a 1.6W, 4-core SoC, I show that greater than 20% energy savings is
possible with fast, per-core DVFS enabled by IVRs. Next, I present two stand-alone
iii
Abstract iv
IVR test-chips converting 1.8V and 2.4V to 0.4-1.4V while delivering maximum 1W
to the output. Both test-chips incorporate a 3-level VR topology, which is suitable
for integration because the topology allows for much smaller inductors (1nH) than ex-
isting inductor-based buck VRs. I also discuss reasons behind lower-than-simulated
e ciencies in the test-chips and ways to improve. Finally, I conclude with future
process technologies that can boost IVR conversion e ciencies and power densities.
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1.1 Challenge of delivering power to modern SoCs
The rise of mobile computing places ever-increasing demands on high performance
and low power for future microprocessor designs, not only for the mobile devices
but also for the back-end servers needed to support their proliferation. In light of
these demands, chip architects have moved towards tightly integrated system-on-chips
(SoC) that incorporate multiple cores and heterogeneous components (e.g., memory
controllers, hardware accelerators, etc.) into a single chip. Such complex SoC systems
require sophisticated power delivery schemes to manage power e ciently.
Figure 1.1 shows a high-level diagram of how power is typically delivered from
a high-voltage source to an SoC that operates at around 1V in mobile and server
systems. In mobile handsets and laptops, power comes from batteries operating at
around 3.7V and 5-15V, respectively. Server systems deliver power at higher voltages
such as, for example, 480VDC in Facebook’s datacenters [5] and 110VAC from wall
plugs for smaller servers, and convert them down to 12V at the motherboard where
the SoC sits. The conversion from a higher voltage to 12V is not drawn in Figure 1.1.
O↵-chip voltage regulators (VRs or often called DC-DC converters) convert the high
3.7V or 12V down to a voltage range that the SoC can operate under, which is
0.7-1.1V in this case. This form of power delivery has the following problems.
1. Wastes power due to shared voltage domains across multiple cores
and IP blocks: Since one VR can deliver one voltage, the number of required
VRs and associated board components is proportional to the number of SoC
voltage domains. Multiple cores typically share a single voltage partly because
it is di cult to duplicate bulky o↵-chip VRs due to board area overhead and
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Figure 1.1: Power delivery in mobile and server systems
the challenge of routing large numbers of voltage rails on the board. Since
performance demands can vary widely across cores [51], a shared voltage cannot
track the di↵erent demands, which leads to wasted energy (Figure 1.2).
2. Wastes power due to slow DVFS: Existing o↵-chip VRs can scale the
voltage at microsecond timescales [32], which is not fast enough to track fast-
changing CPU demands [84]. The mismatch between the voltage and CPU
demand results in wasted energy (Figure 1.2). Voltage scaling is slow with o↵-
chip VRs because of large amounts of decouling capacitors (decap) on the board,
package and SoC die (Figure 1.3). There are parasitic inductance on the path
connecting the o↵-chip VR and SoC die. Since the parasitic inductance can
cause large voltage fluctuation, designers place decaps on the board, package
and SoC dies to suppress voltage noise. Whenever the o↵-chip VR changes
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the voltage, it has to charge/discharge all of the decaps, which makes voltage
transition slow.
3. Occupies large board area: Reducing board area is important especially for
portable electronics because a smaller board leaves more room to fit a larger
battery in a constrained space, which enables longer battery life. Figure 1.4,
a teardown image of iPhone 4S and iPhone 5 [8], shows that o↵-chip VRs and
required board-level inductors and capacitors occupy a significant area. It also
shows that o↵-chip VR area has not decreased over phone generations.
4. Costly due to multiple board-level components: Existing o↵-chip VRs
usually consist of three board-level components – power switches, inductors
and capacitors. Some VRs use a separate feedback controller chip, but others
integrate them in the same die as the power switches. As the number of SoC
voltage domains increase, the number of board components required for o↵-chip
VRs increase proportionally, increasing cost and complexity of board design. As
logic ICs become more complex, there can be up to 10 voltage domains [14],
which requires roughly 30 board components for o↵-chip VRs. A VR solution
using fewer board components has the potential to reduce component cost and
simplify power delivery on the board.
1.2 Solution: Integrated Voltage Regulators
What if we can design a VR that drastically reduces the number and size of
required board-level passives? What if the entire VR solution — including power
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switches and passives — could be small enough to be integrated in the SoC die or
package? There has been a rising interest in building integrated VRs (IVR) occupying
much smaller footprint and using fewer discrete components than o↵-chip VRs [42,
88, 91]. To tackle the aforementioned problems of existing o↵-chip VRs, this thesis
builds upon prior works and studies system-level benefits of IVRs and proposes ways
to build more e cient IVRs.
Figure 1.5 shows an example of how IVRs can change power delivery in a server
system. An o↵-chip VR converts 12V to an intermediate voltage, which is 1.8V in this
example, and multiple IVRs integrated in the processor die or package deliver di↵erent
voltages to each core/IP-block depending on their processing demands. Following are
potential benefits of this power delivery scheme using IVRs.
1. 1000 times faster voltage scaling than o↵-chip VRs:. Figure 1.6 compares
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voltage traces of a typical o↵-chip VR [32] and measured results of an IVR
test-chip [53]. The IVR can scale the voltage across 1V within 20ns, which is
more than 1000 times faster than the microsecond time-scale in the o↵-chip VR
case. Nanosecond timescale voltage scaling is possible because IVRs are placed
close to the processor, either on the same die or package, and hence need to
charge/discharge less capacitance than conventional o↵-chip VRs (Figure 1.7).
2. 10 times smaller footprint than the smallest o↵-chip VRs commer-
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Figure 1.8: E ciency and footprint data for TI voltage regulator products plotted
using TI’s WEBENCH, a simulator provided by TI for its voltage regulator prod-
ucts [13]
cially available: With smaller footprints, IVRs can reduce board area, leav-
ing more room for larger batteries in mobile electronics. Figure 1.8 presents
e ciency and footprint data for TI’s o↵-chip VR products plotted using TI’s
WEBENCH, a simulator provided by TI. Existing o↵-chip VRs from TI occupy
100-300mm2 with 75-96% e ciency when converting 3.3V to 1V at 2A current.
Since regulator footprint is roughly proportional to the current that needs to
be delivered to the output, we use current density(A/mm2) to compare regula-
tor footprints across a wide range of load currents. TI’s products in Figure 1.8
presents 0.007-0.02A/mm2 current densities. In contrast, IBM recently reported
an IVR that is 90% e cient with current densities as high as 2A/mm2, albeit
at a lower input voltage of 2V being converted down to 1V [28]. TI’s recent
2012 product called MicroSiP, not included in Figure 1.8, is specifically tuned
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products
TI MicroSiP IBM IVR
efficiency (%) 75-96 80 90
current density
(A/mm2)
0.007-0.02 0.07 2
input voltage
(V)
3.3 3.3 2
output voltage
(V)
1 1.2 1
Table 1.1: Comparison of existing o↵-chip voltage regulators o↵ered by TI [13, 12]
and IVR published by IBM [28].
towards lower footprint [12]. When converting 3.3V to 1.2V, MicroSiP is 80%
e cient with 0.07A/mm2, which translates into a more than 20 times larger
footprint per delivered current compared to IBM’s IVR. Table 1.1 summarizes
the specifications of existing o↵-chip regulators versus the IVR presented by
IBM.
3. Reduce I2R loss and simplify board-level power distribution: Cross-
country grids deliver electricity at a high voltage and low current to reduce
I2R loss. Similarly, IVRs can reduce I2R loss on the board by delivery power
at a high voltage and converting down to a lower voltage at the point of load
(Figure 1.9). This is especially important for high-performance server processors
with maximum current exceeding 100A [10]. In these processors, a mere 1m⌦
parasitic resistance on the board can add 10W of I2R loss, assuming 100A
delivered at 1V. Using an IVR that instead delivers 50A at 2V, we can reduce
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Figure 1.9: IVRs can reduce I2R loss on the board by delivering power at a high
voltage and low current and converting to a lower voltage at the point of load.
this loss to 2.5W. Moreover, IVRs can simplify board-level power distribution
and potentially reduce parasitic resistance especially for processors that need
large numbers of voltage domains. Revisting Figure 1.5, IVRs let the o↵-chip
VR deliver only a single voltage on the board. Compared to a case where the
board is split into multiple voltage planes for delivering multiple voltages, power
distribution using IVRs simplifies board-level power distribution and allows the
single voltage plane to have less parasitic resistance than split power planes.
To study the benefits of IVRs in delivering power to SoCs, this thesis presents the
following points in the next chapters.
1. I provide a brief background on the basics of VR design and prior works on
IVRs that this thesis has built upon (Chapter 2).
2. Through a system-level simulation study on the benefits of using IVRs, I show
that fast, per-core DVFS can save up to 20% power in a 1.6W 4-core processor
(Chapter 3).
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3. I present measurement results from two IVR test-chips built using a 3-level
topology, which is a hybrid form of an inductor-based buck and a switched-
capacitor VR. The 3-level VR reduces inductor size and presents higher e -
ciencies compared to existing buck VRs (Chapter 4).
4. I discuss what future process technologies can further improve IVR e ciencies
and current densities beyond those of IVRs built using standard digital CMOS
processes (Chapter 5).
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2.1 Basics of step-down voltage regulators
While IVRs facilitate fast, per-core DVFS, they also introduce various overheads
compared to existing o↵-chip VRs. In order to understand these overheads, this
section provides an overview of existing step-down o↵-chip VRs and IVRs.
Switching and linear VRs are two widely-used step-down VR topologies. Linear
VRs o↵er several advantages: ease of on-chip integration, relatively small size, and
good response to load current transients [39]. Unfortunately, the maximum achievable
power-conversion e ciency of a linear VR is constrained by the ratio of VOUT (the
output voltage of the VR) to VIN (the input voltage to the VR). For example, when
a linear regulator converts a 1.1V VIN to a 1V VOUT, high power conversion e ciency
(⇠90%) is possible. However, as VOUT decreases further and deviates away from
the input voltage, maximum e ciency degrades linearly. When delivering power
to a processor using DVFS, the VR has to deliver a wide range of output voltage
levels (e.g., 0.7-1.1V), in which case the e ciency degradation of a linear VR can be
prohibitively high at low VOUT levels.
In contrast, a switching VR can regulate a wide range of output voltage levels
with higher power-conversion e ciency that is less sensitive to the VOUT/VIN ratio.
Hence, switching VRs are better suited for loads employing DVFS [111]. This higher
conversion e ciency stems from its reliance on inductors and/or capacitors as low-loss
energy-transfer devices between VIN and VOUT, but they can be bulky and consume
large area. While there are several types of step-down switching VRs — those using
inductors (buck VR), capacitors (switched-capacitor VR) or both (3-level VR) —
to transfer energy, we will first study inductor-based buck VRs, which is the most
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popular topology for existing o↵-chip VRs. We will examine the two other topologies,
switched-capacitor and 3-level VRs, in more detail later in Chapter 4.
A typical inductor-based buck VR, shown in Figure 2.1(a), consists of three sets
of components: switching power transistors, the output filter inductor (LOUT) and
capacitor (COUT), and the feedback control consisting of a hysteretic comparator and
associated filter elements (CFILTER and RFILTER) that enhance loop stability. The
power transistors can simply be viewed as an inverter that switches on and o↵ at a
switching frequency and provides a square wave to the low-pass output filter composed
of LOUT and COUT. The VR output, VOUT, powers the microprocessor load and its
voltage is approximately set by the duty cycle of the square wave. This regulated
voltage exhibits small ripples since the filter attenuates the high-frequency square
wave. The feedback loop is closed by feeding VHYS, which is the output of the filter
composed of CFILTER and RFILTER, to the hysteretic comparator. The duty cycle of
the square-wave input to the power transistors is set by the hysteretic comparator
output. As shown in Figure 2.1(a), the hysteretic comparator has a high threshold
(VHIGH) and a low threshold voltage (VLOW). The PMOS power switch turns on when
Chapter 2: Basics of Voltage Regulators and Challenges of Integration 15
VHYS drops below VLOW, and the NMOS turns on when the VHYS increases above
VHIGH. Since VOUT directly a↵ects VHYS, when VOUT fluctuates in response to load
current transients, hysteretic control can react very quickly. While there are several
other feedback control schemes one can employ for a buck VR, hysteretic control is
one example that o↵ers fast transient response characteristics while keeping design
complexity low [69].
The power transistors and inductor shown in Figure 2.1(b) can be interleaved to
form a multiphase buck converter. Researchers have proposed multiphase converters
for high load current applications [117, 76, 122], since they can reduce the peak current
in each inductor. Parallel sets of power transistors and inductors are interleaved and
connected to the same load such that current through each inductor is interleaved
across even time intervals. Hence these interleaved inductor currents cancel out at
the output node and result in an average current that has small ripple. Moreover, this
interleaving accommodates the use of small output filter capacitance while meeting
small voltage ripple constraints. Since the number of necessary phases increase with
load current, VR footprint is roughly proportional to load current.
2.2 Challenges of Integrating Voltage Regulators
While there are various specifications in VR design, conversion e ciency and
footprint (or current density) are two of the most important for both o↵-chip and
integrated VRs. Revisiting Figure 1.8, we see that there is a trade-o↵ between foot-
print and e ciency. As all designs in the figure are buck VRs, the trade-o↵ is present
because larger inductors have higher Q, which leads to smaller conversion loss. A
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big challenge of building IVRs is to make the footprint small enough for integration
while achieving high e ciencies. To maximize e ciency (and minimize loss), it is
important to understand the sources of VR losses.
Typical buck VRs have the following three main sources of losses.
1. Capacitive loss of power transistors: When power transistors switch on
and o↵ to generate a square wave on the output (input of inductor), there is a
CV2f loss due to parasitic gate capacitance of the power transistors. This loss
is proportional to switching frequency and power switch width.
2. Resistive loss of power transistors: As current flows through the power
transistors, there is I2R loss due to on-state parasitic resistance of the power
transistors. This loss is inversely proportional to power switch width. As a
result, there is a trade-o↵ between capacitive and resistive loss of power tran-
sistors [96].
3. Resistive loss of inductors: Non-ideal inductors lead to I2R loss associated
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with the inductor coil resistance. Larger inductors have higher Q and lower
resistance (Figure 2.2), which leads to a trade-o↵ between conversion e ciency
and footprint. Since inductors small enough to be integrated on-die or on-
package have lower Q than larger inductors, they tend to have larger parasitic
resistance. Assuming a fixed material and process for the inductor, one way to
reduce inductor resistance is to reduce the inductance (L), since Q is equal to
2⇡fL/R (Note that Q changes with L, so R does not stay proportional to L. The
relationship between R and L depends on the structure of the inductor.). To
reduce L, we need to increase the switching frequency of the VR to maintain
small output voltage ripple. This leads to larger capacitive loss of power tran-
sistors, resulting in a trade-o↵ between transistor capacitive loss and inductor
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resistive loss.
With unlimited footprint, designers can maximize VR e ciency by using large
inductors with high Q, power transistors with high breakdown voltages and switch
them at very low frequencies to minimize capacitive losses. However, to implement
IVRs with small footprint, designers are forced to use low Q, small L inductors and
switch power transistors at high frequencies. Since conventional power transistors
with high breakdown voltages are not suitable for high switching frequencies, re-
searchers have proposed using standard digital CMOS transistors as power transistors
in IVRs [58, 88]. These transistors cannot sustain high voltages, which is why Fig-
ure 1.5 in the previous chapter uses an o↵-chip VR to convert 12V to an intermediate
voltage of 1.8V instead of using IVRs to convert 12V to 1V.
Given these challenges in implementing IVRs, there are several ways to integrate
VRs with technologies that exist today (Figure 2.3).
1. Single-die integration: Integrating IVRs and logic ICs on a single die o↵ers
the highest level of scalability in terms of the number of voltages that can
be provided to the logic IC (Figure 2.3(a)). Integrated in the logic die, IVRs
could be scattered around the die to provide per-core voltage control even in
manycore processors with over 50 cores such as Intel’s Xeon Phi [6] or Tilera’s
Tile 64 [7]. However, the problem is that standard logic process technologies
typically do not o↵er high quality passives and metal layers that are thick
enough to deliver large amounts of current. Including these processes in the
logic die incurs cost of adding mask layers. Furthermore, IVRs can add large
die area, which is especially costly in cutting-edge processes (e.g., 20/22nm,
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28/32nm) that are used to fabricate new logic IC products. Amount of IVR die
area overhead depends on the power densities of the IVR and processor. For
example, Intel’s high-end laptop processor (Core i7-3940XM Ivy Bridge) has
55W TDP with 160mm2 die area, which results in a maximum power density of
0.34W/mm2 [9]. Assuming an area-e cient IVR with 2W/mm2 power density,
which is one of the highest values reported, the IVR adds 17% additional die
area when integrated on the processor die. IVR area overhead can be smaller
in processors with lower power consumption. Intel’s Core i7-3612QM, which
is slightly less powerful than Core i7-3940XM, has 35W TDP with 160mm2
die area, which results in a maximum power density of 0.22W/mm2 and 11%
IVR die overhead. As a result, single-die integration could be more suitable for
low-power SoCs than high-performance servers with high power densities.
2. Package-level integration with on-package SMT passives: Designers
can integrate power transistors and VR controller blocks in the logic IC die
while mounting small SMT chip inductors and capacitors on the package (Fig-
ure 2.3(b)). They can take advantage of high-quality passives without adding
costly masks to the logic die. Cost of adding on-package passives might be ac-
ceptable for high-performance processors since they already have a large number
of on-package decoupling capacitors, but the cost might be not as acceptable
for mobile SoCs that do not have any discrete deoupling capacitors on-package.
Moreoever, SoCs in mobile phones are typically contained in a package-on-
package (PoP) in which the package is too thin to mount SMT passives unless
the passives are custom-made to be thinner than standard ones. Revisiting
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Figure 2.2, it shows that the thickness of an 0201 inductor is 0.45mm, which
is too thick to fit in the 0.2mm thick bottom layer of a PoP where the logic
package usually sits [3].
3. Package-level integration with separate IVR dies: IVRs can be imple-
mented in a separate die using process technologies optimized for high-quality
passives, thick metal layers and transistors with low on-state resistance (Fig-
ure 2.3(c)). Instead of paying the price of larger die area in expensive, cutting-
edge processes, IVRs can be fabricated in a separate die using a process that is
not as advanced as those for logic ICs, but more optimized for VR applications.
However, known-good-die (KGD) is a problem as is the case in any multi-chip
module (MCM) with multiple dies. If there is an error in the relatively cheaper
IVR die, the entire package, including the more expensive logic die, is consid-
ered faulty since it is very costly to dissemble the MCM and replace the IVR
die. To reduce the cost of dealing with faulty IVR dies, it is very important to
fully test the IVR die on the wafer-level to guarantee it is a “good die” before
integrating in the MCM. However, this is challenging because wafer-level testing
is usually more costly and has more restrictions than package-level testing.
There has been various prior works on implmenting IVRs using the aforementioned
integration methods. The next section lists prior works on IVRs and how these designs
integrated di↵erent IVR components.
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2.3 Evolution of IVRs
IVR publications started to appear in 2003 and have steadily increased, constantly
introducing new demonstrations and techniques for IVR design (Figure 2.4).
1. Before 2003: PCB mounted buck VRs mainly consisted of power switches,
controller chips, inductors and capacitors mounted on the board in separate
packages. Power switches built in mature process technologies limited the
switching frequency usually to lower than 1MHz, requiring large inductors
( 1µH) and capacitors. E ciencies reached 95%, but footprints were large
and current densities were low in the order of 1-10mA/mm2.
2. 2003-2007: Package- and chip-level integration: Following feasibility
analyses on integrated buck converters [58, 88], researchers presented buck con-
verters with package- and chip-level integration [41, 91, 42, 71, 70, 74, 19, 112,
100, 73, 107, 89, 62, 21]. Intel used standard digital CMOS transistors cascoded
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to sustain higher input voltages switching at over 100MHz. Instead of using
low Q on-chip spiral inductors, they mounted small, high-quality SMT chip in-
ductors in the range of 1-20nH on the package. e ciency. Using on-package
inductors could be a viable solution for Intel since their processors already have
a large number of on-package capacitors and adding several more inductors
might not add much cost. However, adding on-package inductors could be a
bigger leap for mobile SoCs with no existing on-package capacitance. Other
works presented a single-chip solution using on-chip spiral inductors to simplify
package design, albeit with lower e ciency due to poor inductor quality.
3. 2008-2011: Fully-integrated switched-capacitor and 3-level convert-
ers: To rely less on low-quality inductors while providing a single-chip solution,
other works proposed fully-integrated SC and 3-level converters [82, 102, 81,
60, 28, 83, 52, 121, 48, 36, 26, 59]. We will compare these topologies in more
detail in Chapter 4. IBM presented a switched-capacitor converter using deep
trench capacitors that are 20 times denser than MOSFET capacitors, saving
significant amount of die area and achieiving high current densities. Harvard
designed a 3-level converter using a 1nH inductor with capacitors placed un-
derneath to save die area. At the same time, researchers continued to improve
both package-integrated [98, 63, 43, 25, 24, 65, 38, 46, 90, 37, 97, 64] and fully-
integrated buck converters [108, 101, 113, 22, 20, 99, 72, 54, 110, 68, 55]. Intel
presented a buck converter that could deliver 50W [90], paving the way for
IVRs to be integrated in high-performance systems. NXP proposed a dual-die
solution where a die optimized for high-quality inductors is stacked on top of
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another die containing power switches and control circuitry [25].
Now that we have studied the basics of IVR design and what the main challenges
are, we take a step back and analyze how much system-level energy savings is possible
using IVRs.
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Dynamic voltage and frequency scaling (DVFS) was introduced in the 90’s [66],
o↵ering great promise to dramatically reduce power consumption in large digital sys-
tems by adapting both voltage and frequency of the system with respect to changing
workloads [93, 95, 45, 116]. Unfortunately, the full promise of DVFS has been hindered
by slow o↵-chip voltage VRs that lack the ability to adjust to di↵erent voltages at
small time scales. Modern implementations are limited to temporally coarse-grained
adjustments governed by runtime software (i.e. the operating system) [1]. Moreover,
the large footprint of o↵-chip VRs make it di cult to use large numbers of them for
per-core or per-IP block voltage control.
This chapter explores the interplay of the promising characteristics and costs
of employing IVR designs in modern CMP system architectures. While this study
considers CMP designs comprising multiple low-power processor cores within the
context of a mobile embedded system, the analysis described can be extended to
higher-power processors as well.
Figure 3.1 illustrates three power-supply configurations that this chapter studies.
1. Slow, Global DVFS: The first configuration (left) represents a conventional
design scenario that only uses an o↵-chip VR. This VR directly steps the power
supply voltage, assumed to be 3.7V provided by a Li-Ion battery, down to a
processor voltage ranging from 0.6V to 1V.
2. Fast, Global DVFS: The second configuration (middle) implements a two-
step voltage conversion scenario. Given an inherent degradation in conversion
e ciencies for large step-down ratios, an o↵-chip regulator performs the initial
step-down from 3.7V to 1.8V, which can be shared by other on-board compo-
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Figure 3.1: Three power-supply configurations for a 4-core CMP.
nents. The 1.8V supply then drives an on-chip voltage regulator that further
steps the voltage down to a range of 0.6V to 1V as a single power supply domain
distributed across a 4-core CMP.
3. Fast, Per-Core DVFS: The third configuration (right) expands on the second
configuration by providing four separate on-chip power domains via individual
IVRs. These three configurations constitute the framework through which we
compare the costs and benefits of fast, per-core DVFS enabled by IVRs.
The main points of this chapter are as follows:
• We explore the energy savings o↵ered by implementing both temporally fine-
grained and per-core DVFS in a 4-core CMP system using an o✏ine DVFS
algorithm (Section 3.2).
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• We present a buck-type IVR design space analysis that considers key regulator
characteristics—DVFS transition times and overheads, load current transient
response, and regulator conversion losses (Section 3.3).
• We combine the energy savings with the IVR cost models and come to several
conclusions. For a single power domain, on-chip regulator losses o↵set the gains
from fast DVFS for many workloads. In contrast, fast, per-core DVFS can
achieve energy savings ( 20%) when compared to conventional, single power
domain, o↵-chip VRs with comparatively slow DVFS (Section 3.4).
3.1 Prior Works on Fine-Grain DVFS
There has been prior work that has focused on exploring the benefits of multiple
frequency/power domains in microprocessors compared to a global frequency/voltage.
In the area of CMP systems, per-core DVFS has been shown to o↵er larger energy
savings than chip-wide DVFS using four di↵erent voltage and frequency levels [45], but
this work considered relatively coarse DVFS time intervals and did not consider any
of the issues related to power supply regulation. Other works explore multiple clock
domain (MCD) architectures, which use globally asynchronous, locally synchronous
(GALS) techniques to provide within-core energy control. These techniques have
demonstrated 17% improvement in energy-delay product compared to using a single
domain [93]. An adaptive reaction time scheme for multiple clock domain processors
have been proposed [116]. These works focus on the energy savings of the processor
using per-core DVFS, and the algorithms associated with it, but do not consider the
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practical overheads of integrating multiple on-chip regulators. As this chapter shows,
the practical overheads of on-chip regulators must be considered to argue that per-
core DVFS actually has large energy savings. At the circuit-level, there have been
many works demonstrating on-chip regulators [40, 87, 111, 18], but these works solely
analyze the energy conversion e ciency of regulators. These works do not consider
any of the system-level overheads (DVFS scaling and voltage transient analysis) or
the system-level benefits of on-chip regulators. The contribution of this chapter is the
aggregation of ideal energy savings using per-core DVFS with the practical overheads
of integrating on-chip regulators within each processor core.
3.2 Potential of Fast and Per-Core DVFS Schemes
Dynamic voltage and frequency scaling can be an e↵ective technique to reduce
power consumption in processors. DVFS control algorithms can be implemented at
di↵erent levels, such as in the processor microarchitecture [67], the operating system
scheduler [47], or through compiler algorithms [118, 44]. Most previous work in the
domain of DVFS control algorithms focus on coarse temporal granularity, e.g., volt-
age changes on the order of several microseconds, which is appropriate given slow
response times of o↵-chip VRs. In contrast, on-chip regulators o↵er much faster volt-
age transitions as presented in Figure 3.2. This figure, a simulation of the IVR model
described in a later section, shows voltage transitions can occur on the order of tens
of nanoseconds, several orders of magnitude faster than o↵-chip VRs. DVFS algo-
rithms implemented at the microarchitecture level provide the finest level of temporal
control, hence, are good candidates for the fine-grained approach that we consider.
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Figure 3.2: DVFS transition times with an IVR
In this section, we explore the benefits of fast DVFS with fine temporal resolution
and also highlight the benefits of per-core voltage domains compared to chip-wide
DVFS. To explore the benefits and tradeo↵s associated with temporally fine-grained
and per-core DVFS, we rely on an o✏ine DVFS algorithm that can easily be applied
across the wide range of DVFS transition times we consider. Section 3.2.1 provides a
brief overview of the simulation framework used in our study, and the methodology
of the o✏ine DVFS algorithm is described in Section 3.2.2. We then discuss the ef-
fects of finer temporal granularity (Section 3.2.3), and the savings for per-core versus
chip-wide DVFS schemes (Section 3.2.4).
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Write Buffer size
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8
512 KB 16
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Table 3.1: Processor configuration and system parameters for SESC.
3.2.1 Simulation Framework
We employ an architectural power-performance simulator that generates realistic
current traces. We use SESC [86], a multi-core simulator, integrated with power-
models based on Wattch [27], Cacti [94], and Orion [104]. A simple in-order processor
model represents configurations similar to embedded processors like Xscale [31]. The
per-core current load is 400mA when fully active and 120mA when idle. We model a
configuration with a shared-L2 configuration, private-L1 caches in each processor, and
a MESI-based coherence protocol. Table 3.1 lists the details of the 4-core processor
configuration and system parameters. The simulator was modified to obtain cycle-
by-cycle current profiles for each core in the system.
In a CMP-based system, it is important to understand the interactions between
the multiple cores. These interactions can be accurately characterized by analyzing
a mix of multi-threaded and multi-programmed benchmarks. We use a compos-
ite benchmark suite composed of applications from SPEC2K, ALPBench [61], and
SPLASH2 [114]. For multi-programmed scenarios, we consider several mixtures of a
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applu4
3-high memory-bound (mcf) and 1-high cpu-bound (applu)
mcf1, applu3
mcf2, applu2
mcf3, applu1
mcf4
raytrace
cholesky
facerec
fft
ocean-con
1-high memory-bound (mcf) and 3-high cpu-bound (applu)
2-high memory-bound (mcf) and 2-high cpu-bound (applu)
4-high cpu-bound (applu)
4-high memory-bound (mcf)
Tachyon Ray Tracer
Cholesky Factorization
CSU Face Recognizer
Fast Fourier Transform
Large Scale Ocean Simulation
Benchmarks Description Memory CyclesTotal Runtime
0.697 (mcf) 
and 
0.051 (applu)
0.697
0.051
0.058
0.197
0.22
0.4
0.47
Table 3.2: Benchmark Suite.
memory-bound benchmark (mcf) and a cpu-bound benchmark (applu) from SPEC2K.
Table 3.2 lists the di↵erent benchmarks used in this study along with the ratio of mem-
ory cycles to total runtime of the application for each. All benchmarks are run for
400M instructions after fast forwarding through the initialization phase.
3.2.2 O✏ine DVFS Algorithm
The goal of any DVFS algorithm is to minimize energy consumption of the ap-
plication within certain performance constraints. This can be done by exploiting
the slack due to asynchronous memory events. Scaling down the frequency of the
processor slows down cpu-bound operations, but does not a↵ect the time taken by
memory-bound operations. We exploit the presence of such memory-bound intervals
to reduce the voltage and frequency of the processor. The e↵ectiveness of such a
DVFS scheme is directly related to the ratio of memory-bound cycles to cpu-bound
Chapter 3: System-Level Energy Savings with Fast, Per-Core DVFS using Integrated
Voltage Regulators 33
cycles.
As this chapter aims to study the potential system-wide benefits of using on-
chip voltage regulators, the o✏ine algorithm is applied to all configurations and it
optimizes DVFS settings based on a global view of workload characteristics. We
formulate the DVFS control problem as an integer linear programming (ILP) opti-
mization problem, which seeks to reduce the total power consumption of the processor
within specific performance constraints ( ). This approach is similar to the one pro-
posed in [118]. We divide the application runtime into N intervals based on di↵erent
temporal granularities of DVFS. A total of L = 4 voltage/frequency (V/F) levels
are considered. For each runtime interval i and frequency j, the power consumption,
Pij, is calculated. The delay for each interval and V/F level, Dij, is also calculated.
Heuristics for the delay of individual intervals are obtained by calculating the relative
memory-boundness of each interval through cache miss behavior. Equations 3.1- 3.3
specify the ILP formulation of our o✏ine algorithm. The overheads associated with
switching between di↵erent voltage/frequencies settings are not considered in the
optimization, but are included later in Section 3.3.
min(
NX
i=1
LX
j=1
Pijxij) (3.1)
(
NX
i=1
LX
j=1
Dijxij) <   (3.2)
NX
i=1
LX
j=1
xij = N (3.3)
We consider an in-order processor with the capability of switching between four
voltage settings: 1V, 0.866V, 0.733V, and 0.6V, with proportionally scaled frequencies
from 1GHz down to 600MHz. As in Xscale [31], we assume the processor can operate
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through voltage transitions by quickly ramping down frequency before the voltage
ramps down. Conversely, we ramp up the voltage and only switch the frequency after
the voltage has settled to higher levels. Clock synthesis that combines finely-spaced
edges out of a delay-locked loop can provide rapid frequency adjustment without PLL
re-lock penalties [33].
The o✏ine algorithm finds voltage/frequency settings at each interval to minimize
power while maintaining a specified performance constraint. In this study, we consider
performance constraints of 1%, 5%, 10%, 15%, and 20%. In order to keep the runtime
overheads of the ILP algorithm tractable, we divide the simulation trace into smaller
windows of 2M cycles each; finding optimal DVFS assignments within the windows,
but not necessarily across the entire trace. The overall power savings presented in
this chapter represents the average power savings across all 2M-cycle windows for
each application.
3.2.3 E↵ects of Finer Temporal Resolution
IVRs allow voltage transitions to occur at a rate of tens of nanoseconds as com-
pared to microseconds for o↵-chip VRs. The fast voltage-scaling capability of IVRs
provides the potential for applying DVFS at very fine-grained timescales. A fine-
grained DVFS scheme can more closely track di↵erent cpu- and memory-bound phases
than a coarse-grained scheme and, hence, reduce power consumption without perfor-
mance degradation. However, the power-saving benefits of a fine-grained technique
depend on the distribution of memory misses in the benchmark.
Figure 3.3(a) shows the impact of scaling temporal DVFS resolutions for mcf
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Figure 3.3: Benefits of fine-grained DVFS scheme for mcf and ↵t.
and ↵t. Resolutions in the range of 10-100µs represent the coarse-grained DVFS
schemes and 100-200ns represent fine-grained, on-chip DVFS. We also consider a static
voltage/frequency scaling scheme (representative of coarse-grained OS-level control)
that fixes DVFS settings at one point for the entire benchmark for each performance
target. In some cases, the ILP algorithm fails to match the performance constraint and
data points may deviate from initial performance targets. As discussed previously, mcf
is a memory-bound benchmark, with approximately 70% of its runtime spent servicing
memory misses. The fine-grained approach can capture these memory-miss intervals
and achieve as much as 60% power savings for only 5% performance degradation.
In contrast, coarse-resolution windows fail to capture all of these intervals, achieving
less power savings for the same performance constraint (between 35-40% savings for
the same 5% performance loss). In general,we find that the benefits of fast DVFS
depends heavily on the application. For example, fine-grained DVFS is not much
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better than the coarse-grained schemes for ↵t (Figure 3.3(b)), but show an 8% power
benefit compared to static voltage/frequency scaling.
3.2.4 Per-Core vs. Chip-Wide DVFS
Chip multiprocessor systems running heterogeneous workloads add the dimension
of benefiting from per-core DVFS. Isci et al. show multiple power domains o↵er
power savings in CMP systems over a single power domain [45]. However, due to cost
and system board area constraints, it may not be practical to implement multiple
power domains using o↵-chip voltage regulators. On the other hand, IVRs can eas-
ily be modified to accommodate multiple power-domains with little additional cost
(explained in Section 3.3). We refer to chip-wide DVFS as a global setting for volt-
age/frequency of the entire chip based on the activity of the whole chip, as opposed
to each core. In this section we compare per-core and chip-wide DVFS schemes with
100ns transition times for both multi-threaded and multi-programmed workloads.
Figure 3.4 plots the relative power savings for per-core DVFS and chip-wide DVFS
schemes across a range of multi-threaded benchmarks and a significant di↵erence
can be observed for most of the benchmarks (e.g., ocean, ↵t, facerec). However,
benchmarks like raytrace yield only slight di↵erences between the two approaches.
This can be attributed to the highly cpu-bound behavior of raytrace, which o↵ers
fewer frequency-scaling opportunities.
Multi-threaded applications can have similar phases (cpu- or memory-bound) of
operation across the cores. Figure 3.5(a) shows a snapshot of activity on each core for
a four-threaded version of ocean. We see similar behavior across all four threads, but
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Figure 3.4: Per-Core DVFS for multi-threaded applications.
there is a slight shift in the activity across the cores. While per-core DVFS is able to
capture DVFS scaling opportunities in the individual threads, the time windows where
the scaling is applied are di↵erent. Because of this, a chip-wide DVFS scheme, based
on the combined activity of the four threads, finds fewer DVFS scaling opportunities
as shown by the global scaling in Figure 3.5(b). In contrast, Figure 3.6(a) presents
the activity snapshot for ↵t. We see that the activity profiles of core 0 and core 2
are synchronized in time, as are the activity profiles of core 1 and core 3. This leads
to a more e↵ective chip-wide DVFS schedule, demonstrated by the global scaling in
Figure 3.6(b). As mentioned in Section 3.2.2, the o✏ine algorithm relies on a global
view of each 2M cycle window and, hence, the local voltage/frequency assignments
for short intervals shown do not necessarily line up with local activities.
Figure 3.7 plots the relative power vs. delay for multi-programmed scenarios with
per-core and chip-wide DVFS. The figure shows di↵erent combinations of mcf (a
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Figure 3.5: Snapshot of ocean with per-core and chip-wide DVFS.
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Figure 3.6: Snapshot of ↵t with per-core and chip-wide DVFS.
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Figure 3.7: Per-core DVFS for multi-programming scenarios.
memory-bound application) and applu (a cpu-bound application), ranging from all
four cores running mcf to all four cores running applu. Per-core DVFS achieves similar
power savings as chip-wide DVFS for both extremes (all memory-bound or all cpu-
bound) as there is little per-core variation to exploit. On the other hand, we observe
an additional 18% of power savings for the per-core DVFS scheme over the chip-wide
DVFS scheme at a performance degradation of 5% when one copy of applu and three
copies of mcf are run on the 4-core machine.
These results show that depending on the heterogeneity of workload characteris-
tics, per-core DVFS o↵ers substantial additional savings compared to global DVFS
schemes by better adapting to the di↵erent requirements of each core.
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3.3 Characteristics of On-Chip Regulators
3.3.1 Model and Simulation of Buck VR
Before we study the various design trade-o↵s and overheads of IVRs, this section
describes how the o↵-chip and on-chip VRs are modeled and simulated in this chapter.
Figure 3.8 illustrates the overall power delivery network of the example embedded
system, from the Li-Ion battery to the processor load, for two VR configurations—
with and without an on-chip VR. This is a more detailed version of Figure 3.1,
adding in the parasitic elements associated with the power delivery network. This
figure shows the parasitic inductors and resistors along the PCB trace and package,
and decoupling capacitance added to mitigate voltage fluctuations. This model is
derived from the Intel Pentium 4 package model, but scaled to be consistent with our
assumptions of power draw in embedded processors [35]. The o↵-chip VR is modeled
as an ideal voltage source, but losses are accounted for by using power-conversion
e ciencies extracted from published datasheets [16].
The on-chip VR is modeled in greater detail with parasitics. We assume an on-
chip VR using a commercial 65nm CMOS process. Extensive SPICE simulations
were run to extract parasitic values that can significantly a↵ect VR e ciency and
performance. These parasitics include feedback control path delays, power MOSFET
gate capacitance and on-state resistance, and on-chip decoupling capacitor losses.
The inductors required by the on-chip VRs are assumed to be air-core surface-
mount inductors [4] attached on-package [40, 87]. The inductors are connected via C4
bumps, which introduce series resistance. The total number of C4 bumps for power
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is assumed to be equal for both o↵-chip and on-chip VRs for fair comparisons. For
the on-chip VR, we use 60% of the C4 bumps to connect package-mounted inductors
to the die. The remaining bumps are used to connect Vin of the on-chip VR to the
PCB. Since the o↵-chip scheme uses more C4 bumps to connect the processor to the
package, it has lower package-to-chip impedance compared to the on-chip scheme.
Careful modeling of parasitic losses is required to accurately estimate on-chip VR
e ciency, which is found to be consistent with published results [40, 87].
Transient response characteristics also impact the e cacy of using on-chip voltage
VRs. Hence, we rely on a detailed Matlab-Simulink model of the on-chip VR to
thoroughly investigate the VR’s performance given load current transients and voltage
transition demands of realistic workloads seen in Section 3.2. The model is built using
the SimPowerSystems blockset [15] of Simulink. This Simulink model includes all of
the parasitic elements described above since they also impact transient behavior in
addition to e ciency.
The next section studies the characteristics of on-chip VRs in more depth with sim-
ulation results based on the aforementioned model. The characteristics are presented
in comparison to those for an o↵-chip VR. We also study the tradeo↵s associated with
di↵erent VR characteristics in order to minimize overheads.
3.3.2 Design trade-o↵s of IVRs
VRs are typically o↵-chip devices [69, 117, 76, 122] due to the large power tran-
sistors and output filter components that are required. However, this VR module
can occupy a significant portion of the PCB area, making it costly to utilize multiple
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Figure 3.8: Power delivery network using (a) only o↵-chip and (b) both o↵-chip and
on-chip VRs.
VRs for per-core DVFS. Recently, on-chip VRs have been proposed, integrated on
the same die as the processor load [40, 87, 111, 18]. By using much higher switching
frequencies, the bulky o↵-chip inductors and capacitors can be reduced in size and
moved onto the package and die, respectively. Hence, on-chip VRs o↵er an interesting
solution that can supply multiple power domains in CMPs with per-core DVFS.
In addition to reducing size, on-chip VRs are also capable of fast voltage switching,
which again results from higher switching frequencies. The switching frequency of an
o↵-chip VR is typically on the order of hundreds of KHz to single-digit MHz, whereas
on-chip VR designs push switching frequency above 100MHz. Unfortunately, the
higher frequency switching comes at the cost of degrading the conversion e ciency of
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on-chip VRs, lower than that of their o↵-chip counterparts. Hence, there are tradeo↵s
between VR size, voltage switching speed, and conversion e ciency.
In order to design an on-chip VR with minimum overheads, we study three impor-
tant VR characteristics: VR e ciency, load transient response, and voltage switching
time. Figure 3.9 summarizes the tradeo↵s between these three characteristics. Each
dot represents a VR design with di↵erent parameters: output filter inductor and
capacitor sizes, Cfilter, Rfilter, and switching frequency. Voltage variation is the per-
centage change of the output voltage droops during load transients. VR loss includes
both switching power and resistive losses associated with the power transistors in
addition to all components of resistive loss throughout the power delivery network.
Di↵erent colors (or shades) of each dot correspond to how quickly the voltage can
transition between 0.6V and 1V. The figure shows that di↵erent design parameters
can shift VR characteristics. VRs with higher switching frequencies are capable of
fast voltage scaling (i.e. short scaling times) and exhibit smaller voltage variations,
but incur higher VR loss. Conversely, VRs with lower switching frequencies have
lower VR loss, but exhibit larger voltage variations and slower voltage scaling capa-
bilities. By understanding these characteristics, designers can exploit the tradeo↵s to
minimize overheads depending on the specific needs and attributes of the processor
load. For example, if the load can leverage fast DVFS for significant power savings
(seen for memory-bound applications), a VR that prioritizes minimization of voltage
scaling times may yield the best overall system-level solution. On the other hand, if
the load is steady with small current transients, design parameters ought to be chosen
to minimize VR loss. To better understand how one can make appropriate design
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Figure 3.9: Conversion loss, voltage variation, and voltage scaling time of a VR with
di↵erent parameters.
tradeo↵s, the next subsections delve into the VR characteristics in greater detail.
3.3.3 Regulator E ciency
An ideal VR delivers power from a power source (e.g., battery) to the load without
any losses. Unfortunately, the VR itself consumes power while delivering power to
a load. Conversion e ciency is an important metric commonly used to evaluate VR
performance. It is the ratio of power delivered to the load by the VR to the total
power into the VR. VR losses are dominated by switching power and resistive losses,
which depend on the size of the switching power transistors, switching frequency, and
load conditions (e.g., load current levels). Larger power devices reduce resistive losses
at the expense of higher switching power. Higher switching frequencies lead to higher
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Figure 3.10: VR e ciency and power vs. output voltage for di↵erent activity factors.
switching power, but can also reduce resistive loss. Hence, it is important to balance
these two loss components with respect to di↵erent load conditions. Figure 3.10(a)
shows that e ciency varies as a function of the output voltage and processor activity,
assuming a fixed input voltage. As output voltage scales down, load power scales
down with CV2f and VR power also decreases (Figure 3.10(b)), but not as rapidly.
Hence, the e ciency degrades at lower output voltages. Decreasing processor activity
also degrades converter e ciency in a similar fashion. Since activity factors di↵er
among benchmarks, VR e ciency changes with benchmarks as well. However, the
conversion e ciency metric alone does not appropriately capture the system-level
costs and benefits of DVFS. When we later evaluate total system energy consumption
and savings, it will be important to combine the on-chip and o↵-chip VR losses along
with DVFS-derived energy savings and overheads. Hence, this chapter presents results
in terms of energy (with detailed breakdowns of energy losses) instead of reporting
e ciency numbers.
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Figure 3.11: Voltage fluctuation of o↵-chip and on-chip VRs during step and sine
wave load current transient
Although the model treats the o↵-chip VR as an ideal voltage source, it includes
VR power (or loss) based on published e ciency plots found in commercial product
datasheets [16]. Based on the peak e ciency values for di↵erent output voltages, we
calculate the e ciency for our target input and output voltages. E ciency of the
o↵-chip VR tends to be higher than that of the on-chip VR since they have lower
switching frequencies. Recalling Figure 3.8, (a) uses one o↵-chip VR that converts
3.7V to 1V, and (b) uses an o↵-chip VR that converts 3.7V to 1.8V and an on-chip
VR steps down the 1.8V input to 1V for the processor. Since conversion e ciency
varies with output voltage, as shown in Figure 3.10, an o↵-chip VR can step voltage
down from 3.7V to 1.8V with higher e ciency than stepping down to 1V. Besides
the losses associated with the VR, we must also consider other losses associated with
power delivery. As was observed in Figure 3.8, there are parasitic resistors between
the battery and the processor that contribute to loss. Since higher currents flow
through this resistive network when delivering power at 1V directly to the processor
load from the o↵-chip VR, I2R losses are higher. In contrast, using an on-chip VR
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that requires a 1.8V input permits lower current flow (⇠1/1.8) through the resistive
network between the o↵-chip VR and the chip. This di↵erence in resistive loss is also
included when accounting for on-chip and o↵-chip VR losses.
3.3.4 Load Transient Response
In addition to conversion e ciency, load transient response is another important
characteristic that impacts VR performance. Simply put, a VR’s load transient re-
sponse determines how much the voltage fluctuates in response to a change in current.
Recalling Figure 3.8, it shows that there are parasitic inductors and resistors along
the path between the o↵-chip VR and the processor. Decoupling capacitors are typi-
cally added on the PCB, package, and chip in order to suppress voltage fluctuations.
However, these capacitors and inductors can interact to create resonances in the
power-delivery network. For a configuration that only relies on the o↵-chip VR, a
mid-frequency frequency resonance occurring in the 100MHz-200MHz range is com-
monly seen on the chip [35, 79]. Owing to this resonance, load current fluctuations
that occur with a frequency near the resonance can lead to large on-chip voltage fluc-
tuations. On the other hand, if the VR is integrated on-chip, most of the parasitic
elements fall between the power supply (i.e. battery) and the VR input, as seen in
Figure 3.8(b), suppressing this important mid-frequency resonance issue. This can
be verified by applying step or sine wave load current patterns and observing how
the processor voltage reacts. Figure 3.11 shows that a sinusoidal load current with a
frequency at the mid-frequency resonance can cause large on-chip voltage fluctuations
due to resonant buildup. In contrast, the on-chip VR does not su↵er this resonance
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problem and exhibits much smaller voltage fluctuations. E↵ects of this resonance can
also be observed by applying a load current step. The voltage of the o↵-chip VR
rings before settling down, indicative of an under-damped response with resonance.
In contrast, the output voltage of the on-chip VR does not ring, but rather reveals
a critically-damped system. However, the output voltage of the on-chip VR su↵ers
a di↵erent problem. It droops much more in response to the load current step than
its o↵-chip VR counterpart. This is because the on-chip VR relies on the on-chip
capacitor for both decoupling and to act as the output filter capacitor. Since this on-
chip capacitor is much smaller than the total decoupling and filter capacitance used
for o↵-chip VRs, large load current steps can rapidly drain out the limited charge
stored on the capacitor before the VR loop can respond, resulting in a large voltage
droop. These plots suggest that the worst-case current trace for the o↵-chip VR is
a sine wave at the resonance frequency, whereas a step change is the worst-case load
transient for the on-chip VR.
In order to make a fair comparison between the on-chip and o↵-chip VRs, two
important factors that a↵ect load transient response are kept constant. The total
on-chip decoupling capacitance is 40nF (10nF per core) and voltage margin is set
to ±10%. The 40nF decoupling capacitance is set such that with the conventional
o↵-chip VR scenario, voltage fluctuations stay within the ±10% voltage margin under
worst-case load conditions. This decoupling capacitance value also matches well with
the Intel 80200 Processor based on the Xscale Architecture [30]. The 10% voltage
margin is also a widely-used value in microprocessors [105, 29]. Unfortunately, the
40nF of on-chip decoupling cannot always guarantee voltage fluctuations stay within
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the ±10% margin for on-chip VRs across all load transient conditions.
In order to prevent voltage emergencies, where the on-chip VR’s output volt-
age swings beyond ±10% due to sudden load current steps, we employ a simple
architecture-driven mechanism that selectively disables clock gating. Since large load
transients can largely be attributed to aggressive clock gating events, disabling some
of the gating can reduce the magnitude of load current steps. Figure 3.12 shows volt-
age traces corresponding to load current transients for two clock gating scenarios. A
sudden current increase that occurs after a long stall period causes a voltage emer-
gency and large current steps following the first step also cause subsequent voltage
emergencies. By appropriately disabling some of the clock gating (solid line), current
transient magnitudes are reduced and the voltage droops can be suppressed to stay
within the 10% margin. Since clock gating is used to reduce power consumption,
disabling it leads to power overhead that must be accounted for. Hence, this tech-
nique is sparingly applied only when there are large current transients due to large
fluctuations in processor activity.
3.3.5 Voltage Scaling Time
Voltage scaling time is another important characteristic that a↵ects systems with
DVFS. When the VR voltage scales to a new voltage level, it cannot scale immedi-
ately, but scales gradually. Figure 3.13 shows voltage, frequency, and current traces
for an on-chip VR that drives a single processor core running ↵t. The frequency
changes abruptly whereas the voltage scales across tens of nanoseconds. To ensure
su cient timing margins for the processor core, low-to-high frequency transitions are
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Figure 3.12: Example of reducing voltage fluctuations by selectively disabling clock
gating.
allowed after the voltage settles to the higher level. Similarly, high-to-low frequency
transitions precede voltage changes. This di↵erence between frequency and voltage
transition times leads to energy overhead. We account for this wasted energy as DVFS
overhead. Higher switching frequencies and/or smaller output filter component sizes
can enable faster voltage scaling to reduce this DVFS overhead, but they introduce
penalties of higher VR loss and/or more sensitivity to load current transients.
3.3.6 On-Chip Regulators for Single and Multiple Power Do-
mains
Given their small size compared to o↵-chip VRs, several on-chip VRs can be
integrated on-chip to deliver power to multiple voltage domains. However, there is
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Figure 3.13: Snapshot of output voltage, frequency, and load current traces with
DVFS.
a tradeo↵ between using one voltage domain versus multiple voltages domains. For
fair comparison, we assume that the total number of phases for the multiphase on-
chip VR we use is constant for single and multiple voltage domain configurations,
matching the area overhead. In other words, an 8-phase VR is used to power a
single voltage domain, while four 2-phase VRs deliver power to four di↵erent voltage
domains. Again, we assume that each core has 10nF of on-chip capacitance for each
of the 2-phase VRs in the multiple voltage domain scenario and a total capacitance
of 40nF for a single 8-phase on-chip VR for the single voltage domain case.
There are several di↵erences related to implementing single versus multiple power
domains using on-chip VRs in a 4-core CMP. With four voltage domains, each VR is
only sensitive to current transients in its respective core. For a single power domain,
the VR sees current transients from all four cores, but also benefits from the larger
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Figure 3.14: Total energy overhead with di↵erent regulator settings for facerec
on-chip capacitance. For a multi-threaded version of facerec running on a 4-core CMP,
maximum current steps (between idle and full activity) occur over 125K times within
1M cycles for each core. In contrast, with a single voltage domain, the maximum cur-
rent step (between all four cores idles and all four cores fully active) occurs much less
frequently, only 350 times out of 1M cycles. These di↵erences a↵ect the appropriate
tradeo↵s a designer must make to minimize overheads and maximize energy savings.
Given the higher potential for voltage emergencies with multiple power domains, the
previously-described technique that disables clock gating may trigger frequently and
incur high power penalties. Higher switching frequencies may improve load transient
response to reduce overheads in spite of higher switching losses.
Given the tradeo↵s between conversion loss, load transient response, and volt-
age scaling time, we can choose di↵erent VR design parameters for both single and
multiple voltage domains that minimize energy overhead. Figure 3.14 presents the
conversion loss, DVFS overhead, and power overhead of disabling clock gating (la-
beled Clock Gating Loss) across di↵erent VR design parameters for a 4-core CMP
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running facerec with one and four VRs. These plots are similar to Figure 3.9, but
Figure 3.14 combines all of the losses into a total energy overhead represented by
di↵erent colors for each dot. For both single and four voltage domains, configura-
tions corresponding to dots in the bottom left corner o↵er the design point with the
smallest total energy overheads and losses. Dots extending to the lower right have
small conversion loss, but the low switching frequency leads to higher power overhead
related to frequently disabling clock gating to limit current swings. Dots in the upper
left corner su↵er excessive conversion loss. Figure 3.14 also shows that the total loss
for the single power domain tends to be smaller than that for four power domains.
This can be attributed to the fact that the four power domains have to handle many
more worst-case current steps as compared to the single-domain case, in which much
of the current hash cancels out. Based on this analysis, the VR design (or dot) that
minimizes overhead is chosen for the single and four power domain scenarios. Details
of these configuration are list Table 3.3, showing a single power domain scenario has
around 2% smaller overhead than implementing four power domains. Similar trends
are observed for other benchmarks and so we use the VR design configurations based
on the analysis above in subsequent sections of the chapter.
3.4 Energy Savings for Per-Core and Chip-Wide
DVFS using On-Chip Regulators
In previous sections, the major benefits (additional DVFS energy-saving opportu-
nities) and overheads (DVFS overheads and VR losses) of on-chip VRs were discussed
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Total Energy Overhead (%)
# of phases for on-chip regulator
Single 
Power Domain
Four 
Power Domains
8 2 per domain
On-chip regulator switching frequency (MHz) 100 125
Inductance per phase (nH) 13 9.6
Voltage scaling speed (mV/ns) 30 50
15.49 17.32
Decoupling capacitance (nF) 40 10 per domain
Voltage margin (%) ±       10
Table 3.3: Characteristics of the on-chip VR (all percentage (%) numbers are relative
to the processor energy with DVFS).
in isolation. In this section, we return to Figure 3.1 and evaluate the overall benefits
of on-chip VRs compared to traditional, o↵-chip VRs when considering all of these
combined e↵ects. We also extend our analysis to larger numbers of power domains
(and on-chip VRs) to understand scalability constraints.
3.4.1 Comparison of Energy Savings
Figure 3.15 provides detailed breakdowns of the DVFS energy savings and the
various overheads incurred within a 5% DVFS performance loss constraint. This
analysis has been performed for four configurations: an o↵-chip VR with no DVFS,
an o↵-chip VR with DVFS, an on-chip VR with a single-power domain (global or
per-chip DVFS), and an on-chip VR with four power domains (local or per-core
DVFS). In this figure, processor energy consumption with no DVFS is set to 100
and the other values are presented relative to this value. The reduced processor
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Figure 3.15: Detailed breakdown of energy consumption for the processor and VR for
single power domain (global) and multiple domains (per-core) DVFS.
energy results achieved with DVFS represent the best selection of DVFS parameters
for each configuration that maximize DVFS-energy savings while minimizing DVFS
overheads: the on-chip VR has a 100ns DVFS interval and the o↵-chip VR has a 100
µs interval. To evaluate the energy savings o↵ered by using on-chip VRs, Figure 3.16
presents a bar graph showing energy savings compared to the o↵-chip DVFS case
for di↵erent benchmarks. For each benchmark, the bar on the right corresponds to
how much energy savings is possible with fast DVFS, ignoring overheads. The bar
on the left presents the relative savings with all of the overheads included. The gap
between the left and right bars corresponds to the sum of overheads introduced by
using on-chip VRs. Higher bars indicate larger relative energy savings.
These two figures represent several interesting trends in the design space which
we discuss in detail below.
O↵-chip DVFS vs On-Chip, Single Power Domain: We first compare on-
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Figure 3.16: Relative energy consumption of on-chip VR configurations compared to
a o↵-chip VR with DVFS.
chip VRs with global DVFS to the o↵-chip VR. At a high-level, we see that only mcf4
achieves significant positive energy savings when compared to the o↵-chip VR with
DVFS. The reduction in processor energy, provided by fast DVFS, has the added
benefit of reducing conversion losses. Seven of the ten benchmarks are approximately
break-even (within ±2%) between the two configurations, which means that the faster
DVFS scaling can just o↵set the additional losses introduced by using an on-chip
VR. Raytrace and cholesky with few opportunities for DVFS, yet still su↵ering the
impact of on-chip VR loss, su↵er significant energy overheads. One reason that o↵-
chip DVFS performs well is that the the coarser DVFS intervals lead to less DVFS
overhead compared to the on-chip VR which may switch voltage/frequency settings
more frequently.
O↵-chip DVFS vs. On-Chip, Four Power Domains: The next comparison
that we perform investigates the benefits of per-core DVFS scaling (on top of the fast
voltage transition times) compared to the o↵-chip configuration which only provides
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a single voltage domain. This comparison provides very encouraging results for the
on-chip VR design: all of the benchmarks except raytrace achieve energy savings,
and several by significant amounts with ocean achieving 21% savings. The multiple
power domain configuration allows even more savings through DVFS than the single
domain, but needs more VR power to deal with the additional load current hash that
each core introduces. When we compare the two cases that both use on-chip VRs,
Figure 3.15 shows that on-chip VR loss is consistently higher by a small amount
in the four domain case, but this is clearly overshadowed by the additional DVFS
energy savings. There is another interesting e↵ect that can be observed. Since VR
losses scale with load power, the gap between adjacent bars that correspond to total
overheads reduces for several benchmarks, in Figure 3.16, since more energy savings is
possible with fast, per-core DVFS. Thus, applications that significantly benefit from
DVFS to reduce processor energy can also benefit from the synergistic reduction of
VR overheads.
From this analysis, we can form several conclusions regarding the impact of on-
chip VRs on system design.
• Systems architects who plan to utilize on-chip voltage regulation must carefully
account for energy-e ciency costs when calculating projected benefits. This
requires a detailed understanding of many of the costs and overheads that on-
chip VRs incur.
• DVFS scaling algorithms must adapt to take advantage of the fast, fine-grained
nature of on-chip VRs. Future DVFS scaling algorithms will likely require
significant microarchitectural control, rather than traditional OS-based control,
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Figure 3.17: Loss, inductor size, and area of on-chip VRs for di↵erent numbers of
power domains.
and must carefully take into the DVFS scaling overheads.
• On-chip VRs provide significant benefits to designers of CMP systems and we
expect that future systems will be developed to capture this potential. The
power scalability of on-chip VRs is a key future research question to extend this
analysis to high-performance CMP systems with four to eight cores.
3.4.2 Power Domain Scalability
The previous analysis shows that multiple power domains using DVFS with finer
granularity allow large energy savings. However, there is a limit to the number
of on-chip power domains that can be implemented due to various overheads. This
subsection compares di↵erent overheads related to implementing 1, 4, 8, and 16 power
domains, equal to the total number of VRs since one VR is used per power domain.
Figure 3.17 shows simulation results for facerec with the energy loss, area overhead,
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and total inductance of on-chip VRs assuming these power domain scenarios in a
4-core CMP. With a total maximum power of 1.6W, 1, 4, 8, and 16 power domains
consume 1.6W, 0.4W, 0.2W, and 0.1W per domain, respectively. The total loss
corresponds to the sum of on-chip VR loss, DVFS overhead, and power overhead from
the architectural mechanism that disables clock gating to limit current swings, as a
percentage of the processor energy. The chart also shows the total sum of inductance,
indicating the number of inductors mounted onto the package scales up rapidly. The
two main components that occupy significant on-die area are the power transistors
and feedback circuits. Power transistor sizes are obtained using Simulink/Matlab
simulations, and the values from a recently built on-chip VR [40] are used for the
feedback circuits including the hysteretic comparator, Cfilter, and Rfilter. This does not
include the area consumed by on-chip decoupling capacitors. The total decoupling
capacitance is again fixed to 40nF, which means more power domains get smaller,
equally divided units of decoupling capacitance per domain. For each scenario, the
VR design is optimized to minimize energy overheads using design parameter sweeps
similar to those shown in Figure 3.14.
The results in Figure 3.17 again suggest basic tradeo↵s between the number of
power domains and associated overheads. The first four sets of bars show that loss
only increases slightly with the number of power domains. There is roughly a 3%
di↵erence between the loss for 1 domain and 16 domains. However, more power
domains occupy significantly larger area, both on the package and on the die. The
main reason for this is the increasing number of VR phases. Since power transistor size
scales with load current, power transistor area remains relatively constant. However,
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the area occupied by the feedback circuit grows proportionally with the number of
phases used in the VRs. The area corresponding to 1 and 4 domains are the same,
because the total number of phases used in the VRs are fixed to 8 for fair comparison
as shown previously in Table 3.3. For 8 and 16 domains with 2-phase VR designs,
the area-increases are two- and four-fold over the 4 domain case, respectively. In
addition to increases in on-die area, the total inductance increases rapidly because
the number of inductors increase with more phases. Moreover, the inductance per
phase increases in order to minimize energy loss associated with lower load currents.
This increase in total inductance leads to higher costs and packaging complexity to
mount all of the inductors. One can o↵set these increasing costs for 8 and 16 domains
by implementing single-phase VRs at the expense of incurring more loss.
Systems that seek to use a large number of power domains with a multitude of on-
chip VRs to implement DVFS with finer spatial granularity must carefully consider
all of the related losses, overheads, and costs. The ideal benefits of very fine-grained
DVFS may be lost or di cult to justify.
Now that we studied the system-level energy savings of SoCs using IVRs, the next
chapter compares three di↵erent types of IVR topologies and presents implementation
and chip measurement results of a 3-level VR.
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4.1 Buck, Switched-Capacitor and 3-Level IVRs
IVR designs range from buck VRs to switched-capacitor VRs to low-dropout linear
regulators. Linear regulators have a maximum e ciency limit given by the ratio of
output voltage to input voltage; they su↵er from low e ciency at high ratios. In
contrast, switching VRs can maintain high e ciency across a wide range of output
voltages. There are two types of switching VRs commonly used for low step-down
ratios - buck and switched-capacitor (SC) VRs. Shown in Figure 4.1(a), the buck VR
relies on an inductor to generate a step-down voltage on the output capacitor, COUT.
The buck VR creates a square-wave voltage – of varying duty cycles (D) – at the
output of the power FETs (VX). While traditional buck VRs rely on single pull-up
and pull-down power FETs, series stacks of switches enable use of thin-oxide devices
in integrated voltage VRs [89]. By adjusting the duty cycle of VX, buck VRs can
provide a wide range of VOUT. However, the buck VR requires a large, high-quality
inductor, which is di cult to integrate on-chip.
In contrast, the SC VR uses flying capacitors (CFLY), without an inductor, to
nominally divide the high input voltage (VIN) by pre-determined integer ratios. For
example, the SC VR in Figure 4.1(b) divides VIN by two as it iterates between two
phases of capacitor configurations – series-stack and parallel. Although it does not
need inductors, this particular configuration of SC can only step VOUT down to values
lower than VIN/2. Additional step-down ratios, such as 1/3 and 2/3, are also possible
as demonstrated by Ramadass, et al. [82] and Le, et al. [59], in order to extend the
range of output voltage conversion. However, the added power switches needed for
the additional capacitor configurations can exacerbate conversion loss.
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As shown in Figure 4.1(c), a 3-level VR merges characteristics of both inductor-
based buck and SC VRs to gain the benefits of both [119, 102]. Similar to the
buck, the output LC pair of the 3-level VR filters VX to generate VOUT with small
ripple. While the VX of the buck VR swings between 0 and VIN, the VX of the 3-
level VR either swings between 0 and VIN/2, or VIN/2 and VIN, to convert VOUT to
voltages under and over VIN/2, respectively. The switching action of the power FETs,
combined with the flying capacitor, e↵ectively generates a third voltage, VIN/2 (hence
the name 3-level VR), and adjusts D to set VOUT across a wide range of voltage levels.
Notice that VX of the 3-level VR swings with half the amplitude and at twice the
frequency compared to that of the buck. Both of these attributes enable the 3-level
VR to exhibit smaller inductor current ripple and voltage ripple on VOUT or to use a
smaller inductor for the same ripple target.
Although the three VRs look similar in schematic, the loss mechansims are dif-
ferent, which leads to interesting design decisions. Buck and 3-level VRs have an
inductor that forces current to always flow through the power switches and the in-
ductor. As a result, a large part of the conversion loss comes from I2R losses on the
switches and inductors. In contrast, conversion loss on SC VRs come from charge
redistribution loss between CFLY and COUT and this loss is not dependent on on-state
switch resistance to a certain extent [50, 92]. A simple example to explain this loss
mechanism is when two capacitors (capacitance C) with 0V and 2V are connected
through a switch. After the charge transfer is complete, both capacitors have 1V
and have lost energy equal to C compared to the initial state. As long as the charge
transer completes, the on-state resistance of the switch does not a↵ect how much
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energy is wasted in the redistribution process. Similarly, conversion loss of SC VR
is not a↵ected by the power switches’ on-state resistance, as long as the switching
period is long enough for the SC to complete the charge redistribution process. This
indicates that SC VR could be more suitable for older process nodes with higher
switch resistance than modern process nodes.
Prior 3-level VR designs include an o↵-chip VR for envelop tracking [119] and
an integrated 3-level VR with 27nH bondwire inductors [102]. We build upon these
works and present a fully-integrated 3-level VR with 1nH on-chip spiral inductors.
1nH inductors, placed on top of flying capacitors to minimize area overhead, enable
voltage transition across 1V within 20ns, which is 100 times faster than previously
published data [90]. The VR can be externally programmed to adjust design param-
eters (switching frequency, number of phases and power FET size) to study trade-o↵s
associated with di↵erent design parameters. We also add fast shunt regulation to the
VR to reduce voltage noise.
The next section studies how design parameters a↵ect conversion loss in 3-level
VRs and compares the conversion e ciencies of 3-level to those of buck and SC VRs.
Then Section 4.3.4 presents a detailed, circuit-level description of the 3-level VR
design that was implemented in a test-chip prototype using a 130nm CMOS process
technology. Experimental results from the test-chip, in Section 4.4, demonstrate fast
voltage scaling and high conversion e ciency across a wide range of output voltages.
In Section 4.5, I present the design and measurement results of a second version 3-level
regulator test-chip that fixes a couple of drawbacks — limited duty-cycle resolution
and ine cient shunt regulation — of the first version test-chip.
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Figure 4.1: Power FET and output filters of (a) buck, (b) switched-capacitor, and (c)
3-level VRs
4.2 3-Level Voltage Converter
There are multiple sources of conversion loss in the 3-level VR. Understanding
how VR design parameters a↵ect di↵erent sources of losses is important for achieving
maximum e ciency. We first study the di↵erent design parameters of the 3-level VR
and then compare its e ciency to those of buck and SC VRs.
4.2.1 Design Parameters for 3-Level Converters
Three design parameters of the 3-level VR significantly a↵ect conversion loss -
switching frequency, number of phases and power FET size. For maximum e ciency,
the choice of design parameters should take output voltages and load currents into
account.
Figure 4.2 presents simulated conversion e ciencies of a 3-level VR running in
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Figure 4.2: Simulated conversion e ciencies of 3-level VRs with fixed and optimal
design parameters. Table shows the range of design parameters used in simulations.
continuous conduction mode (CCM) acquired using a fast circuit simulator HSIM,
set to the highest simulation accuracy level. As specified in the table in Figure 4.2,
the VR operates with DC load current ranging from 0.2A to 1A for output voltages
ranging from 0.6 to 1.35V. Load current scales quadratically with output voltage to
mimic a processor operating with DVFS. Simulations sweep design parameters to find
the maximum e ciency for each output voltage value. The VR uses 1nH inductors
with 400m⌦ series resistance. Up to 4 copies of power FETs and inductors can be
interleaved to form multi-phase VRs [42] to distribute current flow and reduce output
voltage ripple. Figure 4.12 presents an example of a 4-phase VR that can dynamically
change the number of operating phases according to load levels. Figure 4.2 shows that
optimizing design parameters significantly improves conversion e ciency compared
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Figure 4.3: Design parameters that maximize e ciencies across duty cycle, output
voltage and load current ranges.
to a VR using fixed parameters (100MHz frequency, 2 phases, 48mm total power FET
width).
Figure 4.3 shows how to determine switching frequency and number of phases to
maximize e ciency. When duty cycle is in the vicinity of 50%, a VR needs to operate
at low switching frequency with maximum number of phases. As duty cycle deviates
from 50%, the VR needs to increase switching frequency and reduce the number of
phases. The selection of design parameters aim to balance di↵erent sources of losses.
High switching frequencies increase switching loss (CV2f), but reduce resistive loss
(I2RMSR) caused by inductor current ripple ( IL,PP). Assuming a VR operating under
CCM with a triangular wave for the inductor current (IL), Equation 4.1 shows that
both DC value and peak-to-peak ripple of the inductor current contribute to I2RMSR
loss.
 I2L,RMS = I
2
L,DC + ( I
2
L,PP )/12 (4.1)
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Figure 4.4: Simulated peak-to-peak inductor current ripple ( IL,PP) of 3-level and
buck VRs in continuous conduction mode (CCM).
Shown in Figure 4.4,  IL,PP of the 3-level VR reaches minimum at 50% duty cycle,
increases as duty cycle deviates from 50% and decreases again when duty cycle goes
below 25% or over 75%. Taking advantage of small IL,PP at duty cycles near 50%, the
3-level VR minimizes switching loss by running at low frequencies. As  IL,PP grows
at duty cycles away from 50%, the VR runs at higher frequencies to suppress I2RMSR
loss, albeit with larger switching loss. Increasing switching frequency at light loads
contradicts the conventional wisdom of using pulse frequency modulation (PFM) in
buck VRs to reduce frequency at light loads. As duty cycle deviates from 50%,  IL,PP
of the 3-level increases while that of the buck VR decreases. This allows the buck to
reduce frequency at light loads, while forcing the 3-level VR to increase frequency.
To study how the number of phases a↵ects conversion loss, Equation 4.2 expands
Equation 4.1 to a multi-phase 3-level VR, which consists of multiple interleaved copies
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of a single phase VR.
 I2L,RMS = (I
2
L,DC + I
2
L,PP/12)⇥NPH
= I2LOAD/NPH + I
2
L,PP/12⇥NPH
NPH : number of phases
IL,DC : DC inductor current per phase
 IL,PP : inductor current ripple per phase
(4.2)
Equation 4.2 shows that using larger number of phases reduces loss due to DC
current, while increasing loss caused by  IL,PP. At light loads, the VR uses a single
phase because  IL,PP is a larger source of loss compared to DC current. Near 50%
duty cycle, the VR uses all 4 phases since  IL,PP is small. At high load currents,
the VR uses 2 out of 4 phases to balance the losses due to  IL,PP and DC current,
contradicting conventional wisdom that increases the number of phases at full loads to
minimize loss due to DC current. Again, the di↵erence is due to increasing  IL,PP as
duty cycle deviates from 50% at full loads. Moreover, reducing the number of phases
allows a portion of CFLY to stay idle, resulting in smaller loss due to bottom-plate
parasitic capacitance.
4.2.2 Comparison to Buck and SC Converters
Remaining simulation plots (Figures 4.5, 4.6, 4.7, 4.8) present e ciencies with
optimized design parameters using ranges specified in Figure 4.2. Figure 4.5 presents
a similar e ciency versus output voltage plot of the buck VR for di↵erent inductance
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Figure 4.5: Simulated conversion e ciencies of buck VRs across inductance values
(L/R = 2.5nH/⌦).
values, assuming CCM operation across all load conditions. Simulations use a buck
VR design similar to one proposed in [89] with series stacks of power FETs using thin-
oxide devices. For the same inductor quality (L/R = 2.5nH/⌦), larger inductance
reduces  IL,PP while increasing inductor series resistance (RL). At low load currents,
2nH and 4nH inductors achieve higher e ciencies than 1nH and 6nH, which su↵er
from large  IL,PP and RL, respectively. At high load currents, RL significantly a↵ects
conversion loss, allowing 1nH and 2nH to achieve higher e ciencies than 4nH and
6nH. We choose 2nH for further comparisons to 3-level VRs.
Since a 3-level VR adds flying capacitors on-die, it occupies larger die area than a
buck using the same inductor. Assuming the buck VR can use additional die area to
implement larger, higher quality inductors, Figure 4.6 compares conversion e ciencies
of 3-level and buck VRs, providing similar or higher quality inductors to buck VRs.
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Figure 4.6: Simulated conversion e ciencies of 3-level and buck VRs across inductor
qualities.
The 3-level VR uses 16nF of CFLY, and both buck and 3-level VRs use 10nF of COUT,
operating with up to 4 phases. To make a fair comparison between VRs with di↵erent
VOUT ripple characteristics, as proposed in [59], we calculate conversion e ciency
using the minimum value of VOUT ripple, instead of the average VOUT value. For the
same inductor quality (L/R = 2.5nH/⌦), the 3-level VR exhibits higher e ciency
than the buck VR. Both VRs su↵er from degrading e ciencies at low voltages, but
the slope of 3-level is steeper than that of the buck. This is because  IL,PP of the
3-level increases as duty cycle deviates from 50%, while that of the buck decreases.
Using a higher quality inductor (L/R = 5nH/⌦) allows the buck to achieve higher
e ciencies than the 3-level VR at low and high loads.
Figure 4.7 compares the conversion e ciency of the 3-level VR to a reconfigurable
SC VR that can switch between three modes – 1/3, 1/2 and 2/3. Simulations use a
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Figure 4.7: Simulated conversion e ciencies of 3-level and switched-capacitor VRs
across inductor qualities.
SC VR design similar to one in [59] with series stacks of thin-oxide devices to support
high input voltage. While the 3-level VR has 16nF of CFLY and 10nF of COUT, SC can
use CFLY as an output decoupling capacitor, obviating additional COUT. Assuming
the same die area for the two VRs, the SC VR can use 26nF of CFLY without any
COUT. For the 3-level VR, we assume that CFLY is MOS capacitors placed underneath
the inductor to avoid additional area overhead (as explained later in Figure 4.13).
Since 16nF of MOS capacitance occupies 1.6mm2 in UMC 130nm technology, four
0.4x0.4mm inductors occupying 0.64mm2 can fit on top of CFLY. In contrast to the
3-level and buck VRs, the SC VR does not need a thick metal layer for high quality
inductors. For fair comparison, we present conversion e ciencies across inductor
qualities that represent di↵erent metal characteristics. Again, e ciency is calculated
using minimum VOUT instead of average VOUT.
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Figure 4.8: Simulated conversion e ciencies of 3-level and SC VRs with and without
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Assuming an inductor built with two metal layers in parallel using the digital
logic process in UMC 130nm (L/R=2nH/⌦), the SC VR in 1/2 mode achieves higher
e ciency than the 3-level VR at the center where duty cycles are in the vicinity of
50%, while the 3-level VR exhibits higher e ciencies at light loads than the SC VR
in 1/3 mode. The trend is similar assuming an inductor built with two metal layers
(one 2µm thick layer) using the RF process in UMC 130nm (L/R=2.5nH/⌦). The 3-
level has the potential for even higher e ciencies when assuming an ultra-thick metal
available in modern process technologies that enables an even higher quality inductor
(L/R=5nH/⌦), albeit with higher cost. Although the inductor adds series resistance,
the 3-level VR has the following benefits when operating at 50% duty cycle. First,
the inductor allows the 3-level to have a lower per-phase peak current than the SC
VR, reducing resistive loss [78]. Second, the inductor reduces loss caused by charge
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redistribution in the 3-level VR. As mentioned in Section 4.1, whenever capacitors
switch between series stack and parallel configurations in the SC VR, the resulting
charge redistribution between CFLY and COUT increases conversion loss [50, 92]. In
contrast, the inductor in the 3-level VR sits between CFLY and COUT to store a portion
of the charge otherwise lost to charge redistribution.
The next section provides an in-depth explanation of 3-level VR operation and cir-
cuit details found in a multi-sector, multi-phase regulator test-chip prototype, which
we evaluate in 4.4.
4.3 3-Level Implementation: Open-Loop
Figure 4.9 presents an overall block diagram comprising a set of thin-oxide tran-
sistors used as power FETs for power conversion, drive circuitry for the power FETs,
a flying capacitor, an on-die LC filter, and control circuitry for voltage regulation.
A relatively slow digital feedback loop sets the signals out of the digital pulse-width
modulator (DPWM) that feed drivers to switch the 3-level converter1with appropriate
duty cycles (D). In parallel, a fast shunt regulator [23] on the output reacts to sudden
load current transients to maintain a steady voltage. The overall design target is
to minimize conversion loss, on-die area overhead, voltage fluctuations, and dynamic
voltage scaling time. This section further studies the components in Figure 4.9 and
looks at circuit implementations in detail.
The 3-level converter uses four power FETs, a flying capacitor, and an output
1I call this particular design a 3-level “converter”, instead of a 3-level “voltage regulator” because
this design has to operate in open-loop due to a design mistake. I explain this mistake in more detail
in Section 4.3.4.
Chapter 4: Fully-Integrated 3-Level Voltage Regulators 75




 
	
! 



 

! 

! 



	
	
	

	
 
	



	









!
 




 
 

  
Figure 4.9: Block diagram of 3-level converter with slow digital feedback control and
fast shunt regulation. Finer duty cycle control is necessary to avoid limit-cycling.
LC filter to generate a wide range of output voltages. Figure 4.10 illustrates the
converter’s operation via signal waveforms associated with the power FETs (MPTOP,
MNBOTTOM, MPMID, and MNMID) and the output inductor for two scenarios: 0.5 
D and D  0.5. As previously described, node VX can swing between three voltage
levels by iterating through four steps per switching period (T) that control the power
FETs and CFLY.
For D   0.5, step 1 turns on MNBOTTOM and MPMID, placing CFLY between
VX and 0. In step 3, MPTOP and MNMID turn on, placing CFLY between VIN and
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VX. As in a SC converter, where two capacitors alternate between series-stack and
parallel configurations, steps 1 and 3 generate VCfly and VIN - VCfly, respectively,
on VX. Assuming the ideal case where VCfly is equal to VIN/2, VX stays at VIN/2 in
steps 1 and 3. In steps 2 and 4, VX connects to VIN through MPTOP and MPMID. By
adjusting the time spent in each step, the converter can generate any voltage between
VIN and VIN /2 at VOUT.
Conversely, for D  0.5, steps 2 and 4 connect VX to ground through MNMID and
MNBOTTOM. Steps 1 and 3 operate in the same manner as described above for D  
0.5, generating VIN /2 at VX. Again, by adjusting D, the converter can generate any
voltage between VIN/2 and 0 at VOUT. For the special case when D = 0.5, steps 1 and
3 in the above descriptions e↵ectively disappear and the 3-level converter operates
much like a conventional SC converter.
To understand what input signals these power FETs need to iterate across the
di↵erent steps, we investigate the operation and design requirements for the four
power FETs.
4.3.1 Power FETs
The power FETs use thin-oxide devices in a stacked structure to support input
voltages (VIN) up to twice the maximum gate-source voltage allowed by the process
technology. Compared to thick-oxide devices for I/O, the thin-oxide counterparts
exhibit lower conversion loss due to lower parasitic resistance and capacitance. They
also require lower voltages to operate, which reduces switching loss. To minimize
ON-state resistance, each of the middle transistors MPMID and MNMID connects its
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Figure 4.10: Schematic of the proposed 3-level power converter. Signal timing dia-
grams illustrate di↵erent operating modes.
body node to its source instead of to VIN or ground (either of which is possible with
triple-well devices).
Again referring to Figure 4.10, the stacked structure using thin-oxide devices re-
quires voltage stress across each device to be limited to VIN/2. Input signals to the
power FETs need to be carefully set in order to meet this requirement in each step.
For this purpose, the input signal to MPTOP (VTOP) swings between VIN and VIN/2,
while VBOTTOM swings between VIN/2 and 0. To limit voltage stress on the middle
FETs (MPMID and MNMID), their input (VMID) swings across three voltage levels,
VIN, VIN/2 and 0. In step 1 for D   0.5, VMID is set to 0 to simultaneously turn
MPMID on and turn MNMID o↵. In step 2, both MPMID and MNMID remain in their
respective on and o↵ states from step 1. However, as VX goes up to VIN, VMID must
increase to VIN/2 to meet voltage stress requirements on MPMID and MNMID. In step
3, VMID is set to VIN to turn MNMID on and turn MPMID o↵. Step 4 sets VMID to
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VIN/2 again to alleviate voltage stress as seen in step 2. When the converter operates
with D  0.5, similar voltage stress constraints must be observed.
This circuitry requires an additional voltage, VIN/2, to generate inputs for power
FETs that switch between two sets of supply rails (VIN and VIN/2 or VIN/2 and
ground). To generate VIN/2, we use an external power source with 20uF on-board and
660pF on-chip decoupling capacitance. Since the pFETs switching between the top
supply rails (VIN and VIN/2) are larger than nFETs between the bottom rails (VIN/2
and ground), current usually flows into the power source that provides VIN/2. An
integrated linear regulator [39] can replace the external source by bleeding in current
caused by the imbalance between top and bottom rails without adding significant
power loss.
4.3.2 Driver circuits
Creating appropriate signals to limit voltage stress on the power FETs requires
careful design of the circuitry that generates VTOP, VMID, and VBOTTOM. Figure 4.11
presents schematics of the drivers for the four power FETs and associated signal
waveforms for the case when D   0.5. A digital pulse-width modulator (DPWM)
block generates signals based on a digital, thermometer coded representation of the
desired converter duty cycle, NDUTY[19:0], using a 20-phase VCO. The DPWM
consists of digitally controlled switches that choose two VCO phases that determine
the duty cycle of the output signal. While inverters can generate VBOTTOM from the
DPWM output signal (VDPWMbottom), VTOP requires a level-shifter [80] to shift the
DPWM output (VDPWMtop), which swings between VIN/2 and 0, up to swing between
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Figure 4.11: Schematic and waveforms that drive power FETs when duty cycle is
over 50%.
VIN and VIN/2.
The middle FETs, MPMID and MNMID, need a special driver to generate VMID
that swings across three di↵erent voltages, VIN, VIN/2 and 0. The bu↵er, INVFLY,
needs to dynamically switch between two configurations—sitting between VIN and
VIN/2 and sitting between VIN/2 and 0. Since CFLY alternates between the same two
configurations, one way to implement INVFLY is to place it between the top (VCtop)
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and bottom plate (VCbottom) of CFLY, creating a flying inverter [60]. In step 1, INVFLY
follows CFLY to sit between VIN/2 and 0. Input to INVFLY (VINVfly) is set to VIN/2 to
generate 0 at VMID. In steps 2 to 4, INVFLY sits between VIN and VIN/2 with VINVfly
swinging between VIN and VIN/2 to generate VMID. While this is the case for D >
0.5, VINVfly needs to swing between VIN/2 and 0 for D < 0.5 (VINVfly is fixed at VIN/2
for D = 0.5). To accommodate both cases, D   0.5 and D  0.5, the bu↵er, INVMID,
that generates VINVfly sits between VIN and VIN/2 for D   0.5, while it sits between
VIN/2 and 0 for D  0.5. INVMID switches between these two configurations using
power switches. The switch (sw1) that connects the input to INVMID is an analog 2:1
mux built with thick-oxide devices to accommodate input signals ranging from 0 to
VIN.
4.3.3 Passive elements
For high e ciency, it is crucial to design high quality passive elements while not
incurring excessive on-die area overhead. Table 4.1 shows specifications for the spiral
inductor implemented using top two metal layers in parallel to reduce series resistance.
To save on-die area, the flying capacitor resides under the inductor. Since the flying
capacitors can potentially inject noise into the inductor, a patterned ground shield
protects the inductor from noise coupling [120]. The flying capacitor is implemented
with a MOS gate capacitor, because of its higher density compared to metal wire
capacitors. However, both sides of the flying capacitor swing by VIN/2, which impacts
the design of the MOS capacitor.
While a triple-well nFET o↵ers slightly higher capacitor density, a pFET incurs
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1 
 
  
Inductance 1nH 
Series Resistance 400mΩ (@200MHz) 
Area 400x400µm 
# of turns 1.25 
Trace Width 80um 
Metal Layers M7 and M8 (top 2 layers) 
Capacitor Density 10fF/µm2 
Bottom-plate Capacitance 0.3fF/µm2 
 
 Table 4.1: Specifications of on-chip spiral inductors modeled using ASITIC [11] and
MOS capacitors.
less area overhead associated with the surrounding wells. Hence, we opted to im-
plement the MOS cap using a pFET with drain, source, and body all tied together.
A major overhead of this choice comes from the junction capacitance between the
P-substrate and N-well, which adds large bottom-plate parasitic capacitance that ex-
acerbates switching loss. Figure 4.8 presents simulated conversion e ciencies of SC
and 3-level converters including and excluding bottom-plate parasitic capacitance.
Both converters benefit from a 10% e ciency gain across a wide range of loads when
bottom-plate parasitic capacitance is eliminated. This motivates using a process
technology with high density capacitors with less bottom-plate parasitic capacitance.
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4.3.4 Feedback loop and shunt regulator
Building on the previous blocks that generate an output voltage with respect to
di↵erent duty cycles, we now turn our attention to the relatively slow digital feed-
back loop and shunt regulator loop that regulate VOUT to a desired level, especially
under load fluctuations. Revisiting Figure 4.9, both loops share a pair of fast voltage
comparators with hysteresis to sense whether the output voltage is above or below a
desired reference level, VREF. In the digital loop, a pair of simple time-to-digital con-
verters (TDC) generates 4-bit thermometer codes, NUP[3:0] and NDOWN[3:0], whose
di↵erence corresponds to the VOUT-VREF error within each switching cycle. Accu-
mulating the di↵erence between NUP[3:0] and NDOWN[3:0], and adding it to a refer-
ence duty cycle, NDUTYREF[3:0], results in a digital code, NDUTY[19:0], that feeds the
DPWM described above. NDUTYREF[3:0] can be programmed externally and changes
only when the converter needs to dynamically scale the output voltage. Simultane-
ously changing VREF and NDUTYREF[3:0] together enables nanosecond-scale voltage
scaling, as opposed to only adjusting VREF and slowly accumulating error through
the digital loop. NDUTY[19:0] can generate a range of duty cycles between 25% and
75%, in 5% steps, which leads to 120mV output voltage resolution for a 2.4V VIN.
The coarse resolution hinders the feedback from providing tight regulation, often re-
sulting in steady-state limit-cycling [77]. Because of this design mistake, all of the
measurement results in Section 4.4 are made in open-loop operation and hence call
the test-chip a 3-level “converter”, instead of a “voltage regulator(VR)”. Finer-grain
duty cycle control, possible using a VCO with a larger number of phases, is necessary
to achieve tighter regulation. I present another 3-level VR test-chip in Section 4.5
Chapter 4: Fully-Integrated 3-Level Voltage Regulators 83
that incorporates these changes and operates in closed-loop.
Since the digital loop cannot easily track sudden load current transients, there is a
supplemental shunt regulator that suppresses output voltage fluctuations by detecting
when VOUT crosses low or high thresholds and injecting or extracting current [23].
Based on the VUP and VDOWN signals from the two comparators, the shunt regulator
can either turn on pFETs sitting between VIN and VOUT to inject current to VOUT,
or turn on nFETs between VOUT and 0V to extract current from VOUT. Since VOUT
varies widely, the shunt regulator uses thick-oxide devices for pFETs sitting between
VIN and VOUT. In contrast, maximum voltage stress is 1.4V for nFETs sitting between
VOUT and 0, allowing for thin-oxide devices.
4.4 Measurement: Open-Loop
To demonstrate the benefits of the 3-level converter, we designed a test-chip pro-
totype in a 130nm Mixed-Mode/RF CMOS process from UMC with a 2µm thick
top metal layer. Figure 4.12 shows the high-level architecture of the test-chip pro-
totype that consists of a pair of 2-phase, 3-level converters arranged as two identical
sectors. The two phases share a single output capacitor to reduce ripple on VOUT.
Low-impedance, on-chip switches can connect the two sectors together to create a
single 4-phase converter with each phase o↵set by 90 degrees. Otherwise, the test
chip implements two independent 2-phase converters. An ability to disable power
FETs further enables multiple 3-level converter configurations consisting of one to
four phases. A programmable load in each sector facilitates experimental measure-
ments by sinking up to 0.5A in 25mA steps as steady or pseudorandom patterns of
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Figure 4.12: High-level architecture of the 3-level converter test-chip prototype.
current.
Measurement results demonstrate that the 3-level converter can generate a wide
range of output voltages using 1nH integrated inductors. The converter presents
nanosecond-scale voltage transition times and peak conversion e ciency of 77%. Fig-
ure 4.13 presents a die micrograph and a list of specifications for the test chip.
Data captured from a real-time oscilloscope (plotted in Figure 4.14) demonstrates
the converter can generate output voltages across a wide range – from 0.4 to 1.4V
when the input voltage is 2.4V – and rapidly scale VOUT by 1V within 20ns. Such high-
speed voltage transitions at nanosecond time scales enable complex digital systems
to leverage temporally fine-grained DVFS and improve system-wide energy e ciency
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2000um
Technology 130nm CMOS
Load Power 0.2-1W
Input Voltage 2.4V
Output Voltage 0.4-1.4V
Inductor 
per phase 1nH
Total Flying 
Capacitance 18nF
Total Output 
Capacitance 10nF
Total Input 
Capacitance 1nF
Switching
Frequency 50-250MHz
Peak
Efficiency 77%
sector0
sector1
load & decaps
power
FETs
80
0u
m
48
0u
m
power
FETs
phase0phase1
inductor inductor
inductor inductor
Figure 4.13: Die micrograph of the converter with dimensions of main blocks. Flying
capacitors are placed underneath the inductors to reduce area overhead. The table
shows converter specifications.
[51].
Figure 4.15 summarizes the conversion e ciency measurements made on the test
chip in CCM mode. The converter operates in open-loop with fixed duty cycles rang-
ing from 40% to 65% in 5% steps to facilitate measurements across a wide range of
conditions. Two converter sectors can also operate with duty cycles that di↵er by 5%
to implement finer steps. Since duty cycle is fixed during open-loop measurements,
IR drop due to parasitic resistance causes a spread in output voltages with respect
to load currents for the same duty cycle. IR drop is larger than expected due to
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Figure 4.14: Measured snapshot of fast dynamic voltage scaling of the converter
operating in open-loop. Voltage scales from 1.4V to 0.4V and vice versa within 20ns.
parasitic resistance on the external power supply, bond-wires, and metal trace. Fig-
ure 4.15(a) aggregates all of the measured e ciencies collected across a range of static
load current conditions (0.3 to 0.8A), duty cycles (40 to 65%), switching frequencies
(50 to 160MHz), and number of phases (1 to 4). E ciency peaks at 77% for low
load current conditions (0.1W/mm2) at 50% duty cycle. Figure 4.15(b) compares
measured data for 50% duty cycle operation using 2 and 4 phases. IR losses increase
as load current increases, increasing further for the 2-phase configuration. Higher
switching frequency can also degrade e ciency at low load currents due to higher
switching losses. Figure 4.15(c) plots the upper range of e ciency measurements for
the 4-phase configuration by picking the best e ciency data across di↵erent duty cy-
cle settings. Trend line overlays again illustrate the spread in output voltages due to
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Figure 4.15: Measured e ciency of converter operating in open-loop.
IR drop. E ciency peaks for 50% duty cycle owing to small inductor current ripple as
explained in Section 4.2.2. As duty cycle deviates from 50%, inductor current ripple
grows and the corresponding increase in resistive losses degrades conversion e ciency.
Figure 4.15(d) adds results for the 2-phase configuration (symbols with outlines) to
show that fewer phases can improve e ciency at duty cycles away from 50%.
Using data from Figure 4.15, Table 4.2 presents the breakdown of conversion loss
for three di↵erent design points. At low loads (point 1), the 3-level converter runs
at 152MHz with a single phase to reduce loss due to inductor current ripple. At
mid-loads (point 2) where duty cycle is 50%, the number of phases increases to 4 and
switching frequency decreases, matching the analysis in Section 4.2.2. However, at
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Figure 4.16: Measured conversion e ciency with optimal switching frequencies and
number of phases.
high loads, the number of phases does not decrease to 2, but stays at 4. Contrary
to the analysis in Section 4.2.2, using 4 phases exhibits higher e ciency than using 2
phases at high loads because a 2-phase converter su↵ers larger parasitic resistance in
the power delivery wires due to floor-plan issues in the test-chip. The die micrograph
in Figure 4.13 shows that pads are placed close to each phase of the converter, allowing
all phases to have low-impedance connections to power/ground pads. When the
converter operates with 2 phases, it has low-impedance connection to about half of
the pads that are close to the 2 phases that are turned on. The rest of the pads that
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Figure 4.17: Open-loop measurement of peak-to-peak output voltage ripple of the
3-level converter with DC load current. Ripple changes across duty cycles, switching
frequencies and number of phases.
are farther away from the 2 phases provide a higher impedance connection with larger
parasitic resistance. Compared to a 4-phase converter with short distance to most of
the pads, a 2-phase converter su↵ers from loss due to larger parasitic resistance on
the power delivery path.
To further study the e↵ect of frequency and number of phases on e ciency, we
measured a second chip across a wider range of switching frequencies. Figure 4.16
presents maximum e ciencies for each load current from 0.1A to 0.5A plotted across
output voltages. As shown in the second subplot, frequency reaches a minimum at
the center and increases as duty cycle deviates from 50%, following a U-shaped curve.
The optimal number of phases, presented in the bottom subplot, also matches the
aforementioned trend of 1 phase at low load, 4 phases at the center and 2 phases at
high loads. Since the maximum load current is 0.5A, lower than 0.8A in Figure 4.15,
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1 
 
 
 VOUT  ILOAD  Freq No. 
of ph 
conduction switch-
ing 
bottom- 
plate 
Efficiency  
1 0.71V 0.26A 152MHz 1 28% 11% 9% 52% 
2 1.03V 0.57A 82MHz 4 12% 7% 8% 73% 
3 1.25V 0.78A 152MHz 4 20% 10% 8% 62% 
 
Table 4.2: Breakdown of conversion loss of the 3-level converter for three design
points.
larger parasitic resistance on the power delivery path has less impact on conversion
e ciency, favoring 2 phases over 4 phases at high loads.
Figure 4.17 presents peak-to-peak output voltage ripple across duty cycles for 1, 2
and 4-phase configurations and di↵erent switching frequencies. In this measurement,
the converter operates with DC load current ranging from 0.1A to 0.7A that scales
linearly with output voltage. As seen in the top row, voltage ripple reaches a minimum
at 50% duty cycle for all cases, and increases symmetrically as duty cycle deviates from
50%, matching the trends of  IL,PP in Figure 4.2. Although the absolute magnitude
of ripple is roughly symmetric, ripple grows larger as a percentage of VOUT at low
output voltages (second row). Interleaving larger numbers of phases helps reduce
voltage ripple, especially at extreme duty cycles far from 50%. By increasing the
frequency as duty cycle deviates from 50%, and operating with 2 or 4 phases, the
converter can maintain 5% peak-to-peak (+/-2.5%) ripple at duty cycles ranging
from 30% to 75%, which covers a wide 0.6-1.5V output voltage range.
Compared to steady-state voltage ripple, rapidly changing load current further in-
creases voltage fluctuation. Figure 4.18 presents histogram plots created by sampling
the output voltage of the converter. We measure voltage noise due to pseudoran-
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Figure 4.18: Histogram of voltage noise measured in open-loop with and without
shunt regulator for connected and disconnected power domains of two sectors.
dom current patterns generated by the programmable loads, with and without the
supplemental shunt regulator turned on. The simulated ramp time of load current
is 1.5mA/ps. With connected sectors (top plot), the shunt regulator is able to re-
duce peak-to-peak voltage noise from 0.27V to 0.19V. These results verify that the
shunt regulator can appreciably squeeze the noise distribution together and reduce
peak-to-peak voltage excursions, shown in dotted lines. Moreover, connecting the
power domains reduces voltage noise as a result of larger output capacitance and
some canceling of the pseudorandom load currents.
While the shunt regulator – reacting to threshold crossings – reduces voltage
fluctuations, it has two drawbacks. First, internal circuit delays limit how quickly
this feedback loop can sense and react. Second, simply relying on thresholds provides
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Figure 4.19: Comparison of open-loop measurement of on-die voltage noise without
shunt regulator, with reactive shunt, and with predictive shunt.
limited information as to the magnitude of voltage noise and the appropriate response
needed to suppress it. One solution is to use a prediction-based shunt regulator that
leverages microarchitecture-level information to reliably predicts upcoming voltage
droops [85]. The processor can track the history of microarchitecture events using a
memory structure to predict events that lead to a surge in load current.
To demonstrate the potential of predictive shunt regulation, we use pulse signals
generated externally to turn on the shunt regulator, mimicking signals provided by
a processor that predict upcoming voltage droops. Figure 4.19 presents snapshots of
measured voltage droops due to two consecutive 80ns wide current pulses of 100mA
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and 150mA. Predictive current shunting reduces the maximum voltage droop by over
40% compared to simply reacting to threshold crossings.
Lastly, Table 4.3 compares recently published IVRs using chip-integrated or package-
integrated passive elements. Since the published test-chips use di↵erent process tech-
nologies, input/output voltage ranges and inductor technologies, it is di cult to make
a fair comparison across all of them. The test-chip that is most similar to this work
is a buck converter built in 130nm using on-chip spiral inductors with 2-2.6V input
and 1.1-1.5V output voltage ranges [109]. Compared to this buck converter, our
3-level converter uses a 4x smaller inductor and exhibits 15 percentage points higher
e ciency at comparable power densities.
Measurement and analysis from a 130nm test-chip prototype demonstrate the ben-
efits of a fully-integrated 3-level converter. Merging the characteristics of the buck and
SC converters, the 3-level converter o↵ers a wide output voltage range using a small
1nH inductor that is suitable for on-chip integration. For a 2.4V to 0.6-1.4V conver-
sion, the converter achieves 79% peak e ciency and voltage scaling across 1V within
20ns, which is 100 times faster than previously presented converters using on-package
inductors [90]. Process technologies with smaller bottom-plate parasitic capacitance
and thick metal layers o↵er the potential to further increase the conversion e ciency
of future 3-level converter designs.
Building upon this test-chip, the next section dicusses a second-version 3-level VR
test-chip that aims to improve upon the first design.
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 [2] [3] [4] [8] [9] [10] [11] [12] This work 
Year 2004 2008 2008 2008 2010 2010 2010 2008 2011 
Process Tech 
(nm) 90 bulk 
130 
bulk 
130 
bulk 
130 
bulk 45 bulk 32 SOI 45 SOI 
250 
bulk 
130 
bulk 
Topology buck buck 
stacked 
inter-
leaved 
buck SC SC SC 3level 3level 
Inductor 
Capacitor 
Air-core 
on-pkg 
Fe-core 
on-pkg 
on-chip 
spiral 
on-chip 
spiral 
MOS 
cap 
MOS 
cap 
Trench 
cap 
bond-
wire L 
on-chip 
spiral  
Vin 1.2 3.3 1.2 2-2.6 1.8 2 2 3.6 2.4 
Vout 0.9 0-1.6 0.9 1.1-1.5 0.8-1 0.5-1.1 0.95 1 0.4-1.4 
Freq (MHz) 233 60 170 225 30 -700 100 37.3 50-200 
No. of phases 4 16 1 4 No info 32 No info 2 4 
L per ph (nH) 6.8 No info 2 3.9 N/A N/A N/A 26.7 1 
Cfly (nF) N/A N/A N/A N/A 0.534 No info 0.2 5.07 18 
Cout (nF) 2.5 No info 5.2 12.2 0.7 0 No info 25.9 10 
Max power (W) 0.27 120 0.32 0.8 0.008 0.3 0.0026 0.1 1 
Area 
(mm2) 1.26 37.6 1.5 3.8 0.16 0.378 0.0012 5.1 5 
Power density 
(W/mm2) 0.21 3.19 0.21 0.213 0.05 0.55 2.19 0.02 0.2* 
Efficiency 
(at power density 
above, %) 
82.5 No info 76 48 No info 81 90 No info 63 
Efficiency 
(peak, %) 83.2 88 77.9 58 69 84 90 69.7 77 
* power density includes output decoupling capacitance 
 
Table 4.3: Comparison with prior IVR designs.
4.5 3-Level VR: Closed-Loop
I implemented a second version test-chip to solve the following two problems of
the first design.
1. Prevent limit-cycling in closed-loop operation: As mentioned in the pre-
vious section, closed loop operation was not possible in the first design because
coarse duty cycle resolution (5%) resulted in limit-cycling.
2. Ine cient shunt regulator: The shunt regulator, operating like an ine cient
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Figure 4.20: High-level diagram of the feedback control in the second version 3-level
VR test-chip.
linear regulator, added large conversion loss whenever VOUT crossed low and
high thresholds because the charge was dumped directly from VIN.
Figure 4.20 shows a high-level diagram of the feedback control in the second version
3-level VR. The rest of the VR design is similar to the one in Figure 4.9 except that
the second version does not have a shunt regulator. To prevent limit-cycling, this
feedback adds a digital phase interpolator in addition to the DPWM [106]. Since 5%
resolution provided by the DPWM is too coarse, the digital phase interpolator blends
two signals with 5% duty cycle di↵erence coming from the DPWM and selects among
16 di↵erent edge positions based on NDCLSB. This results in a duty-cycle resolution
of 5/16, or 0.3%, which translates to 5.4mV VOUT resolution when VIN equals 1.8V.
This is much finer than the 120mV resolution of the first test-chip.
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Figure 4.21: Illustration of how the nonlinear control works. Both PFETs turn on
whenever VOUT drops below VLOW (a), while both NFETs turn on whenever VOUT
spikes above VHIGH (b).
To replace the ine cient shunt regulator, the feedback circuitry includes a non-
linear control that quickly provides charge to VOUT through the inductor, which is
more e cient than providing charge directly to VOUT. Revisiting Figure 4.20, a
comparator compares VOUT against VREF and the output is sampled using a TDC,
which is similar to the feedback in the first test-chip. With a small gain k1, this
is a slow feedback path that ensures VOUT always settles to VREF, but does not
help in reacting to rapid load transients. There are two additional comparators that
sense when VOUT crosses thresholds VLOW and VHIGH, which are voltages that can
be externally programmed to be 40-60mV lower and higher than VREF, respectively.
Gain k2 is set high so that the duty cycle can quickly change when VOUT deviates from
VREF. However, this feedback cannot react quickly enough to respond to sudden load
current transients. To react more quickly, the output of the two comparators trigger
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Figure 4.22: Die photo of the second version 3-level VR test-chip. Similar to the first
version, flying capacitors are placed under the inductors to save die area.
a nonlinear control that bypasses the digital blocks in the feedback and directly
controls the power switches (Figure 4.21). When VOUT drops below VLOW, power
transistors MPTOP and MPMID are forced on to connect VX to VIN, which provides
more charge to VOUT through the inductor. Similarly, when VOUT spikes above VLOW,
power transistors MNMID and MNBOT are forced on to connect VX to 0V, discharging
VOUT through the inductor. This control is not as fast as the shunt regulator since
the inductor limits how rapidly current can be delivered to VOUT, while the shunt
regulator can instantaneously deliver charge to VOUT. However, this control is more
e cient since charge is delivered through an inductor, while the shunt regulator acts
like a linear regulator that delivers charge to VOUT from a higher VIN.
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Incorporating the new feedback design, we implemented a test-chip in 40nm
CMOS process that has similar specifications as the first test-chip (Figure 4.22).
The di↵erences are the following.
1. Process node advanced from 130nm to 40nm.
2. Input voltage is 1.8V, down from 2.4V, because we stack two 0.9V-rated tran-
sistors instead of 1.2V-rated ones.
3. Inductor per phase is 1nH, which is same as the first chip. However, inductor
resistance increased from 400mohm to 750mohm, because we used a process
with thinner metals.
4. Reduced total flying capacitance from 16nF to 4.4nF to save die area and in-
crease power density. Due to smaller flying capacitance, we increased switching
frequency, which was possible due to a more advanced process technology.
5. Added 10nF on the board for output decoupling capacitance because there was
just enough die area to put 5nF of on-die decoupling capacitance, which was
not enough to keep voltage ripple small.
Measured e ciency of the 3-level IVR was lower than expected. The e ciency
degradation is due to parasitic resistance caused by three di↵erent wires.
1. Large resistance on wires connecting CFLY due to ground patterning:
To place CFLY under inductors without degrading inductor Q, wires connecting
the flying capacitors are drawn in a ground pattern that is perpendicular to the
direction of the wires for the spiral inductor. Because of this limitation, the
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Figure 4.23: Snapshot of layout showing that two connections betweeen power FETs
— NBOT-NMID and PBOT-PMID — have high resistance, which significantly degrades
conversion e ciency. This is due to a mistake of using too narrow and long paths to
connect di↵erent power FETs.
impedance of wires connecting CFLY is higher compared to the case where CFLY
is connecting by a grid of wires. pattern.
2. Large resistance on wires connecting nFET and pFET power switches:
I made a layout mistake of using too narrow and long wires to connect di↵erent
power transistors. Figure 4.23 shows a layout snapshot of four power transistors.
GND-NBOT, VIN-PTOP and PMID-NMID connections have little resistance, but
the estimated resistance values for NBOT-NMID and PBOT-PMID are 1.4ohm and
0.9ohm, respectively. Considering that this is a single phase in a 4-phase VR
delivering up to 1A, maximum 0.25A can flow through 1.4ohm and 0.9ohm.
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Adding the losses from all four phases, the parasitic resistance can waste up to
0.3W.
A fundamental problem when designing power ICs in modern process nodes is
that transistors are getting smaller, leaving less room for routing wires, while
current per transistor width is increasing. As a result, current density increases
with process scaling. Furthermore, sheet resistance of metals grow larger due to
thinner metals, increasing the risk of significant I2R loss due to metal resistance.
One way to tackle this issue is to leave space between the power transistors to
provide more area for routing wires. For example, in Figure 4.23, we could
increase the space between NBOT and PTOP, and PMID and NMID, so that wires
connecting NBOT-NMID and PTOP-PMID can be wider.
3. Bondwire resistance: Bondwire resistance of GND and VIN were 75mohm
and 83mohm, respectively. Again, the resistance values seem minor at first
glance, but these parasitics can significantly degrade e ciencies when flowing
currents as high as 1A.
Figure 4.24 presents the measured and simulated conversion e ciencies for several
cases based on which parasitic resistance is included in the simulation. The following
lists what each legend in the figure represents.
• L/R=10nH/ohm (no parasitic): Simulated e ciency assuming a 0201 in-
ductor with L=1nH, RL=100m⌦. This case does not include any wire parasitic
resistance mentioned above.
• L/R=1.3nH/ohm (no parasitic): Simulated e ciency assuming an on-chip
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Figure 4.24: Measured e ciencies are lower than expected due to parasitic resistance
caused by wires connecting CFLY (RCfly), wires connecting nFET and pFET power
switches (RNP) and bondwires (Rbondwire). Simulated e ciencies including three
parasitics match well with measured e ciencies. Higher e ciencies are possible with
better inductors with higher Q.
spiral inductor with L=1nH, RL=750m⌦, which is modeled after the inductor
used in this IVR test-chip. All of the following cases also assume this inductor.
This case does not include any wire parasitic resistance mentioned above.
• RCfly: Simulated e ciency including parasitic resistance of wires connecting
CFLY (no. 1 in the list of wire parasitics above).
• RNP RCfly: Simulated e ciency including parasitic resistance of wires con-
necting CFLY and wires connecting power switches (no. 1 and 2 in the list of
parasitics above, respectively).
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• RNP RCfly Rbondwire: Simulated e ciency including parasitic resistance
of wires connecting CFLY, wires connecting power switches and bondwires (no.
1, 2 and 3 in the list of parasitics above, respectively).
• measurement: Measured e ciency with on-chip spiral inductor modeled as
L=1nH, RL=750m⌦. While there is a large gap between measurement and
simulation without parasitics, including parasitics help match simulated results
and measured e ciencies more closely.
Figure 4.24 shows that measured e ciency matches well with simulated e ciency
including all three sources of parasitic resistance, which indicates that the wire par-
asitic resistance is the reason behind the lower-than-expected e ciencies. Without
those parasitics, simulation results show that e ciencies increase by 5-10%p across
output voltages and load currents and peak e ciency reaches 80%. E ciencies can
increase further when we use high-Q inductors built using ultra-thick metal [49] or dis-
crete 0201 inductors instead of low-Q on-chip spiral inductors built using thin metal
layers. The top line in the figure shows that better inductors increase e ciencies
by 5-10%p and can achieve 90% peak e ciency. This shows that 3-level IVRs have
the potential to achieve much higher e ciencies with better inductors and smaller
parasitics.
Figure 4.25 shows measured VOUT across duty cycles when the converter operates
in open-loop with 0A load current at two di↵erent switching frequencies. As explained
in Figure 4.20, a 20-phase VCO provides 5% duty cycle LSB and a 4-bit digital phase
interpolator further divides that 5% into 16, providing 0.31% LSB. Each “tick” in the
x-axis of Figure 4.25 is spaced by 5%, which is the LSB of the 20-phase VCO. The
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Figure 4.25: Measured output voltage across duty cycles at 0A load current in open-
loop.
digital phase interpolator generates finer duty cycles within that 5% range. There is a
repeating pattern every 5% due to the non-linearity of the digital phase interpolator.
Revisiting Figure 4.20, NDUTYDVFS[3:0] speeds up voltage transition by instanta-
neously changing the duty cycle during voltage transitions. Without NDUTYDVFS, the
slow feedback loop has to change the duty cycle, leading to slow voltage transition.
Instead, NDUTYDVFS can change the duty cycle to a value close to the new target duty
cycle, and the small adjustment can be handled by the feedback. Figure 4.26 confirms
this by showing a comparison of measured voltage traces when the regulator is oper-
ating in open-loop, closed-loop and closed-loop with NDUTYDVFS. Voltage transition is
fast in open-loop since the converter changes the duty-cycle instantaneously, whereas
it is slow (4mV/ns) in closed-loop since the feedback is slow to adjust to a new duty-
cycle. With NDUTYDVFS, closed-loop DVFS is almost as fast as open-loop, presenting
a 30mV/ns slew rate. During the first part of voltage transition, the voltage trace of
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Figure 4.26: Measured voltage traces show that using NDUTYDVFS in closed-loop oper-
ation allows the voltage to scale faster. Load current ranges between 0.33A (at 0.6V
output voltage) and 0.38A (1.2V output voltage).
closed-loop (NDUTYDVFS) follows that of the open-loop since duty-cycles change in-
stantaneously in both cases. However, after the instantaneous change in duty-cycle,
the slow feedback starts to handle voltage regulation in closed-loop (NDUTYDVFS),
which is why the voltage trace deviates from that of open-loop towards the end of the
voltage transition. The voltage levels of open-loop and closed-loop at the right side
of the figure are slightly di↵erent due to limited duty-cycle resolution in open-loop
operation. This is also the case in Figure 4.27 that shows measured trasces of voltage
scaling across multiple levels in open- and closed-loop (without NDUTYDVFS), again
with 0.33-0.38A load currents.
Figure 4.28 compares voltage fluctuations in open- and closed-loop operations us-
ing load current steps of di↵erent magnitudes. The load current increases at 0.5us
and decreases at 1.5us and step magnitudes are labeled in each subplot. All load
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Figure 4.27: Measurement shows that voltage scaling is slower in closed-loop than in
open-loop. Both operate with 0.33-0.38A load current.
current transitions occur within 50ps. Duty-cycle is fixed in open-loop, so the voltage
levels change significantly when load current changes. In contrast, closed-loop oper-
ation maintains the voltage at 1V by adjusting duty cycles except when the voltage
droops/spikes due to load current steps. To show how nonlinear control reduces volt-
age noise, Figure 4.29 compares voltage fluctuations in closed-loop operation with and
without nonlinear control (explained in Figure 4.21) using the same load current steps.
Measured voltage traces show that nonlinear control reduces voltage droop/spike by
up to 90mV.
The frequency of load current steps a↵ect the magnitude of voltage droops/spikes.
Figures 4.30 and 4.31 present voltage fluctuations across a range of load current step
frequencies, which are labeled in each subplot, for regulators operating in closed-loop
at 200MHz and 100MHz switching frequencies, respectively. Voltage fluctuation de-
creases as load step frequencies increase beyond 25MHz. After a voltage spike/droop
is caused by a load current step, the next load step occurs before the voltage settles
to the nominal 1V value, leading to smaller voltage fluctuation.
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Figure 4.29: Measured voltage traces show that nonlinear control reduces voltage
droops/spikes during load current steps in closed-loop operation.
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Figure 4.30: Measurement results show that magnitude of voltage fluctuation changes
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frequency. Magnitude of load current step is 0.51A and the current transition occurs
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Figure 4.31: Measurements with same settings as Figure 4.30 except that regulator
operates at 100MHz instead of 200MHz.
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Figure 5.1: Technologies that will impact IVR designs include better transistors [56],
thick metal layers and integrated magnetics [34], dense capacitors [103], 2.5D silicon
interposers [17] and 3D die stacking [57].
Although IVR designs have come a long way since the early 2000s, most of the
IVR publications present lower e ciencies compared to o↵-chip regulators. However,
there are various technologies migrating into commercial products that can be used to
design better IVRs with higher conversion e ciency and smaller die area (Figure 5.1).
• Better CMOS technology: IVR ine ciencies are caused by parasitic resis-
tance and capacitance of power switches. With cutting-edge process technolo-
gies with small parasitic RC, IVRs can operate at switching frequencies high
enough ( 50MHz) to enable small inductors (50nH) and deliver high current
while minimizing resistive loss.
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• Thick top-level metal and integrated magnetics: Inductor series resis-
tance is a significant source of IVR loss. Thick top-level metal similar to the
8µm thick metal used at Intel [75] or 20µm thick metal at TSMC [49] can reduce
series resistance of on-chip spiral inductors. Researchers have also presented on-
chip inductors using integrated thin-film magnetic materials to further boost the
quality of on-chip inductors.
• Deep trench caps or other super caps: High-density capacitors developed
for embedded DRAMs o↵er 20 times higher density than MOSFET capacitors,
reducing die area of IVRs. In addition, capacitors with small bottom-plate
parasitic can reduce conversion loss of SC and 3-level converters [103].
• 2.5D interposers and 3D stacking: 2.5D interposers and 3D die stacking are
slowly being introduced to commercial products. Xilinx uses 2.5D interposers
to connect 4 separate FPGA dies that require fine-pitch interconnects [17]. IBM
presented a prototype of an eDRAM die stacked on top of a logic die connected
with TSVs at ISSCC 2012 [115]. Using 2.5D and 3D stacking, IVRs can be
separate dies connected to the load with silicon interposers or TSVs. The IVR
die can use a process technology optimized for the IVR, equipped with the
technologies listed above. However, due to the longer distance between the IVR
and load dies, voltage regulation could be potentially worse than a single-chip
solution.
Based on these technologies, there are a couple of additional applications where
IVRs can provide various benefits.
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• Mitigate power/performance degradation due to process variation:
In addition to saving power with fast, per-core DVFS, IVRs can tackle process
variation with fine-grain voltage domains. As process variation grow worse and
as the number of cores increase, some cores can have slow transistors while oth-
ers have faster transistors. With a shared voltage, the slowest core determines
the voltage for the entire chip. In contrast, IVRs can adjust the voltage of each
core separately depending on the process corner of each core.
• Medical, robotics and defense related applications: There are various
applications in medical, robotics and defense where it is crucial to reduce form
factor and number of discrete components. One example is Harvard’s Robobee
project that aims to create a microrobotic bee that can fly by itself [2]. A 3.7V
Li-Ion battery has to power a processor that can calculate where the robotic
bee should fly to. Due to stringent requirements on weight and footprint, the
voltage regulator has to be integrated in a single die.
IVRs o↵er the potential for significant energy savings by providing additional
knobs for advanced power management in logic ICs. However, that advantage can
stay only when IVRs can maintain high e ciency and, at the same time, be small
enough to be duplicated many times to support a large number of voltage domains.
Going forward, it is going to be increasingly more important to take advantage of
advanced process technologies that are co-optimized with novel VR topologies.
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